6.S965 Digital Systems Laboratory II


Lecture 6:

AXI


Interface Between PS and PL

- Four Ways to Transfer Data from the PS to the PL
 - 64 bits of GPIO
 - 4 GP AXI Ports
 - 4 HP AXI Ports
 - 1 ACP Port

Just talked about this



https://pynq.readthedocs.io/en/v2.3/overlay_design_methodology/pspl_interface.html



M_AXI_MM2S M_AXI_S2MM M_AXIS_MM2S M_AXIS_CNTRL + mm2s_prmry_reset_out_n mm2s_cntrl_reset_out_n s2mm_prmry_reset_out_n s2mm_sts_reset_out_n mm2s_introut s2mm_introut


6S965 Fall 2025

S_AXIS_S2MM S_AXIS_STS s_axi_lite_aclk m_axi_sg_aclk m_axi_mm2s_aclk m_axi_s2mm_aclk axi_resetn

9/22/25

S_AXI_LITE





Advanced Microcontroller Bus Architecture (AMBA)

- Version 1 released in 1996 by ARM
- 2003 saw release of Advanced eXtensible Interface (AXI3)
- 2011 saw release of AXI4
- There are no royalties affiliated with AMBA/AXI so they're used a lot.
- It is a general, flexible, and relatively free* communication protocol for development of SOCs!!!

Master/Slave Terminology

- AXI historically used "Master/Slave" terminology to describe different parties in the data transactions
- I (and others) have been a big fan of moving away from this terminology.
- For SPI, for example, instead of MOSI/MISO, do COPI/CIPO (controller/peripheral), etc...
- The question is what to switch to? I used Main/Secondary for a while to support backwards compatibility

ARM (owner of AXI) updated in

2021/2-ish?

Slowly rolled out


 Docs for the most part are now updated to use **Manager** and **Subordinate** terminology

 Probably good one to go with, still get to keep the M and S.



A lot of frameworks updated

- Civil Discussion in the litex thread
- Others followed the ARM update





https://github.com/enjoy-digital/litex

Vivado hasn't updated

 Maybe we're asking too much of the toolchain for right now







Master/Slave Terminology

• <u>all</u> of the AMD/Xilinx, use Master/Slave and <u>everything</u> has that M's and S's prepended, appended, etc..


• I'm going to just use their nomenclature so we don't have to constantly be mapping between alternate names and sometimes also **manager-subordinate** when possible or maybe just "M" and "S" when possible.

Advanced Microcontroller Bus Architecture (AMBA)

- Version 1 released in 1996 by ARM
- 2003 saw release of Advanced eXtensible Interface (AXI3)
- 2011 saw release of AXI4
- There are no royalties affiliated with AMBA/AXI so they're used a lot.
- It is a general, flexible, and relatively free* communication protocol for development of SOCs!!!

Memory


 Critical in maintaining the illusion of unified memory/address space



*Not really memory per say...


AXI Ports

 Parallel Busses of two different flavors that allow us to pretty quickly transfer data between the Processing System and the FPGA section using shared registers and some other stuff




ACP Port

- Accelerator
 Coherency Port
- 64-bit wide bus that can transfer data from very quickly from PL fabric



Zynq Block Diagram



 A large fraction of the arrows in this diagram represent AMBA/AXI4 specification flows of information!

Three General Flavors of AXI4

- **AXI4** (Full **AXI**): For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- **AXI4 Lite:** A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - 1. Address is supplied
 - 2. One data transfer
- AXI4 Stream: Meant high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

From the Zynq Book

Memory Map...

- Memory mapped means an address is specified within the transaction by the master (read or write). This corresponds to an address in the system memory space.
- For AXI4-Lite, which supports a single data transfer per transaction, data is then written to, or read from, the specified address
- For Full-AXI4 sending a burst, the address specified is for the first data word to be transferred, and the slave must then calculate the addresses for the data words that follow.
- AXI-Stream has no addressing so no memory mapping

Burst vs. Single?


- A burst of data means you specify starting conditions and then send a bunch of ordered data:
 - Benefit is better overhead!
 - Downside is usually more complicated infrastructure and transactional rules
- A single data transfer is how we give data to our SPI module. One set of configurations, one transfer

AXI Idea

- Communication between two devices (Master and Slave, Manager and Subordinate) is carried out over multiple assigned "channels"
- Each channel has its own collection of wires which convey data, signals, etc.
- The channels can work somewhat independently, however in practice what one channel does is often the result of what a different one did previously
- Five Types of Channels (may have all or a subset):
 - Read Address: "AR" channel
 - Read Data: "R" channel
 - Write Address: "AW" channel
 - Write Data: "W" channel
 - Write Response: "B" channel


Read Wiring

Generalized collection of wires "Channel". Will contain numerous wires



Master initiates communication, Slave responds


Write Wiring




Within Each Channel are wires:

These wires serve specific purposes.


• Some are universal to all channels, and others are specific



- Everything in system will run off of AXI clock usually called ACLK in documentation
- No combinatorial paths between inputs and outputs. Everything must be registered.
- All signals are sampled on rising edge
- AXI modules should also have Reset pins. AXI work ACTIVE <u>LOW</u> so the Reset pin is usually called **ARSTn** or **ARESETn**



- All of AXI uses the same handshake procedure:
- The source of a data generates a VALID signal
- The destination generates a READY signal
- Transfer of data only occurs when both are high on a rising edge of ACLK
- Both Master and Slave Devices can therefore control the flow of their data as needed



- Everything else is information and depends on what is needed in situation. Could be:
 - Address
 - Data
 - Other specialized wires like:
 - STRB (used to specify which bytes in current data step are valid, sent by Master along with data payload to Slave)
 - RESP (sort of like a status)
 - LAST (sent to indicate the final data clock cycle of data in a burst)

Each channel has its own subset of "everything else" that goes along with those core signals shared by all

For example, the Write Data Channel ("W" channel)

	Signal	nal Source Description			
Payload	WID	Master	Write ID tag. This signal is the ID tag of the write data transfer. Supported only in AXI3. See <i>Transaction ID</i> on page A5-77.	Supplemental	
	WDATA	Master	Write data.		
	WSTRB	Master	Write strobes. This signal indicates which byte lanes hold valid data. There is one write strobe bit for each eight bits of the write data bus. See <i>Write strobes</i> on page A3-49.		
	WLAST	Master	Write last. This signal indicates the last transfer in a write burst. See <i>Write data channel</i> on page A3-39.	Stuff	
	WUSER	Master	User signal. Optional User-defined signal in the write data channel. Supported only in AVIA See User defined signaling on page A8, 100		
CORE	WVALID	Master	Write valid. This signal indicates that valid write data and strobes are available. See <i>Channel handshake signals</i> on page A3-38.		
	WREADY	Slave	Write ready. This signal indicates that the slave can accept the write data. See <i>Channel handshake signals</i> on page A3-38.		

The Read Data Channel:

Table A2-6 Read data channel signals

	Signal	Source	Description	
	RID	Slave	Read ID tag. This signal is the identification tag for the read data group of signals generated by the slave. See <i>Transaction ID</i> on page A5-77.	•
Payload	RDATA	Slave	Read data.	\
	RRESP	Slave	Read response. This signal indicates the status of the read transfer. See <i>Read and write</i> response structure on page A3-54.	Supplement
	RLAST	Slave	Read last. This signal indicates the last transfer in a read burst. See <i>Read data channel</i> on page A3-39.	
	RUSER	Slave	User signal. Optional User-defined signal in the read data channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.	
CORE	RVALID	Slave	Read valid. This signal indicates that the channel is signaling the required read data. See <i>Channel handshake signals</i> on page A3-38.	
	RREADY	Master	Read ready. This signal indicates that the master can accept the read data and response information. See <i>Channel handshake signals</i> on page A3-38.	

Read Address Chanel

Table A2-5 Read address channel signals

	Signal	Source	Description
_	ARID	Master	Read address ID. This signal is the identification tag for the read address group of signals. See <i>Transaction ID</i> on page A5-77.
Payload	ARADDR	Master	Read address. The read address gives the address of the first transfer in a read burst transaction. See <i>Address structure</i> on page A3-44.
	ARLEN	Master	Burst length. This signal indicates the exact number of transfers in a burst. This changes between AXI3 and AXI4. See <i>Burst length</i> on page A3-44.
	ARSIZE	Master	Burst size. This signal indicates the size of each transfer in the burst. See <i>Burst size</i> on page A3-45.
	ARBURST	Master	Burst type. The burst type and the size information determine how the address for each transfer within the burst is calculated. See <i>Burst type</i> on page A3-45.
	ARLOCK	Master	Lock type. This signal provides additional information about the atomic characteristics of the transfer. This changes between AXI3 and AXI4. See <i>Locked accesses</i> on page A7-95.
	ARCACHE	Master	Memory type. This signal indicates how transactions are required to progress through a system. See <i>Memory types</i> on page A4-65.
	ARPROT	Master	Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. See <i>Access permissions</i> on page A4-71.
	ARQOS	Master	Quality of Service, QoS. QoS identifier sent for each read transaction. Implemented only in AXI4. See <i>QoS signaling</i> on page A8-98.
	ARREGION	Master	Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces. Implemented only in AXI4. See <i>Multiple region signaling</i> on page A8-99.
	ARUSER	Master	User signal. Optional User-defined signal in the read address channel. Supported only in AXIA. See User defined signaling on page A8, 100
CORE	ARVALID	Master	Read address valid. This signal indicates that the channel is signaling valid read address and control information. See <i>Channel handshake signals</i> on page A3-38.
	ARREADY	Slave	Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals. See <i>Channel handshake signals</i> on page A3-38.
9/22/25			

Write Response "B" channel

Table A2-4 Write response channel signals

	Signal	Source	Description
	BID	Slave	Response ID tag. This signal is the ID tag of the write response. See <i>Transaction ID</i> on page A5-77.
Payload	BRESP	Slave	Write response. This signal indicates the status of the write transaction. See <i>Read and write response structure</i> on page A3-54.
	BUSER	Slave	User signal. Optional User-defined signal in the write response channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.
CORE	BVALID	Slave	Write response valid. This signal indicates that the channel is signaling a valid write response. See <i>Channel handshake signals</i> on page A3-38.
	BREADY	Master	Response ready. This signal indicates that the master can accept a write response. See <i>Channel handshake signals</i> on page A3-38.

		Table A2-2 Write address charmer signals
Signal	Source	Description
AWID	Master	Write address ID. This signal is the identification tag for the write address group of signals. See <i>Transaction ID</i> on page A5-77.
AWADDR	Master	Write address. The write address gives the address of the first transfer in a write burst transaction. See <i>Address structure</i> on page A3-44.
AWLEN	Master	Burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. This changes between AXI3 and AXI4. See <i>Burst length</i> on page A3-44.
AWSIZE	Master	Burst size. This signal indicates the size of each transfer in the burst. See <i>Burst size</i> on page A3-45.
AWBURST	Master	Burst type. The burst type and the size information, determine how the address for each transfer within the burst is calculated. See <i>Burst type</i> on page A3-45.
AWLOCK	Master	Lock type. Provides additional information about the atomic characteristics of the transfer. This changes between AXI3 and AXI4. See <i>Locked accesses</i> on page A7-95.
AWCACHE	Master	Memory type. This signal indicates how transactions are required to progress through a system. See <i>Memory types</i> on page A4-65.
AWPROT	Master	Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. See <i>Access permissions</i> on page A4-71.
AWQOS	Master	Quality of Service, QoS. The QoS identifier sent for each write transaction. Implemented only in AXI4. See QoS signaling on page A8-98.
AWREGION	Master	Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces. Implemented only in AXI4. See <i>Multiple region signaling</i> on page A8-99.
AWUSER	Master	User signal. Optional User-defined signal in the write address channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.
AWVALID	Master	Write address valid. This signal indicates that the channel is signaling valid write address and control information. See <i>Channel handshake signals</i> on page A3-38.
AWREADY	Slave	Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals. See <i>Channel handshake signals</i> on page A3-38.
	AWID AWADDR AWLEN AWSIZE AWBURST AWLOCK AWCACHE AWPROT AWQOS AWREGION AWUSER AWVALID	AWID Master AWADDR Master AWLEN Master AWSIZE Master AWBURST Master AWLOCK Master AWCACHE Master AWPROT Master AWQOS Master AWREGION Master AWUSER Master AWUSER Master

Generalized Transaction

- All Channel Interactions follow same high-level structure
- Data is handed off IF AND ONLY IF VALID and READY are high on the rising edge of the clock
- If that happens, both parties must realize that data transfer has happened




Figure A3-4 VALID with READY handshake

VALID then READY

- Valid can be high first
- Then ready can show up later
- Only when both are high is data exchanged




Figure A3-2 VALID before READY handshake

READY then VALID

- Ready can be high first
- Then Valid can show up later
- Only when both are high is data exchanged




Figure A3-3 READY before VALID handshake

READY WITH VALID

- Ready and Valid come high at the same time
- Totally allowed
- Data is exchanged on that clock edge




Figure A3-4 VALID with READY handshake

IMPORTANT

- the VALID signal of the AXI interface sending information must not be dependent on the READY signal of the AXI interface receiving that information
 - an AXI interface that is receiving information may wait until it detects a VALID signal before it asserts its corresponding READY signal.
 - In other words **READY** can depend on **VALID**, but not the other way around.
- Once VALID is asserted, it cannot be deasserted until READY has also been asserted for at least one cycle

Other Important Things to Keep in Mind!

 Both parties must be monitoring READY and VALID. A design should never "count" data without checking both of those!

 Errors in design happen when you assume a transfer happened only based off of VALID or READY's value.

Up to All Five AXI channels can come from one device

 While operating independently at their individual transaction level, they can be dependent on one another at the higher module level to provide overall interfaces

• Example:

- The slave device receives address on write channel address
- The write data channel then becomes active and knows where to point incoming data
- The response channel then opens and does its thing
- And so on
- Hierarchy of Control/Design

Three General Flavors of AXI4

- **AXI4 (Full AXI):** For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- AXI4 Lite: A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - Address is supplied
 - 2. One data transfer
- AXI4 Stream: Meant for high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

Complexity

- In terms of wires and options, Full-AXI is the most complex
- AXI-LITE has a lot less options (single data beat so all the supplemental stuff that specifies burst characteristics gets skipped)
- AXI-STREAM has even less...basically a high-speed write channel (Few options), but often needs that extra TLAST signal

Full-AXI4

AXI-LITE


AXI-STREAM

Three General Flavors of AXI4

- **AXI4 (Full AXI):** For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- AXI4 Lite: A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - 1. Address is supplied
 - One data transfer
- AXI4 Stream: Meant for high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

AXI4

- 2 channels for read,
 3 for write, or all 5
 for read/write
- Single
 address/control
 commands can be
 issued and then
 responses can be
 read back



AXI4 Read

• ARSIZE is 0 indexed so "0" has size of 1 lol

 ARBURST specifies burst type (fixed, inplace, wrap)

Channel Signals		Global Signals		
ARID[3:0] Read address ID	Master	ACLK Global clock signal	Clock source	
ARADDR[31:0] Read address	Master		Reset source	
ARLEN[3:0] Burst length	Master	Global reset signal		
ARSIZE[2:0] Burst size	Master		Read Data Channel Signals	
ARBURST[1:0] Burst type	Master	RID[3:0] Read ID tag	Slave	
ARLOCK[1:0] Lock type	Master	RDATA[31:0] Read data	Slave	
ARCACHE[3:0] Cache type	Master	RRESP[1:0] Read response	Slave	
ARPROT[2:0] Protection type	Master	RLAST Read last	Slave	
ARVALID	Master	RVALID Read valid	Slave	
Read address valid		RREADY Read ready	Master	
ARREADY Read address ready	Slave	,		


AXI4 Write

• Similar to Read but also has data channel

Write Addres Channel Signa	_	Write Da Channel S	
AWID[3:0] Write address ID	Master	WID[3:0] Write ID tag.	Master
AWADDR[31:0] Write address	Master	WDATA[31:0] Write data	Master
AWLEN[3:0] Burst length	Master	WSTRB[3:0] Write strobes	Master
AWSIZE[2:0] Burst size	Master	WLAST Write last	Master
AWBURST[1:0] Burst type	Master	WVALID Write valid	Master
AWLOCK[1:0] Lock type	Master	WREADY Write ready	Slave
AWCACHE[3:0] Cache type.	Master	Write Resp Channel Si	
AWPROT[2:0] Protection type	Master	BID[3:0] Response ID	Slave
AWVALID Write address valid	Master	BRESP[1:0] Write response	Slave
AWREADY Write address ready	Slave	BVALID Write response valid	Slave
		BREADY Response ready	Master

AXI4 supports out-of-order reads but not writes

 The ID signals allow labels to accompany requests and then on the response those labels can be used to link up responses and requests if they are out-of-order



Every Channel Supports AXI


- In the middle of a burst of write-data, the slave/subordinate device is free to deassert its READY signal to pause transfers!
- The master/manager must watch for this and react appropriately.

Three General Flavors of AXI4


- **AXI4 (Full AXI):** For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- **AXI4 Lite:** A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - 1. Address is supplied
 - One data transfer
- AXI4 Stream: Meant for high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

AXI4-Lite

- 2 channels for read,
 3 for write, or all 5
 for read/write
- Single
 address/control
 commands can be
 issued and then
 responses can be
 read back
- No burst




AXI4-LITE Read transaction



https://www.realdigital.org/doc/a9fee931f7a172423e1ba73f66ca4081

AXI4-LITE Write transaction




https://www.realdigital.org/doc/a9fee931f7a172423e1ba73f66ca4081

Three General Flavors of AXI4

- **AXI4 (Full AXI):** For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- **AXI4 Lite:** A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - Address is supplied
 - One data transfer
- AXI4 Stream: Meant for high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

Good News about AXIS

• It is the least complicated of the AXI protocols



9/22/25


No Addressing!

- Data flows unidirectionally
- Data's "place" is where it is in the chain. It doesn't have a address it is supposed to live at
- For values that are independent of one another this is pretty much all that's needed

Often a few other signals...


Strobe

 The strobe line will clarify which bytes in data are to be acted upon (default 0b1111 aka all)



TLAST

 For data sent in packets (such as samples of a signal where), a TLAST signal is asserted on the final sample to ensure



It is too much!

Read Address Channel Signals

ARID[3:0] Master Read address ID.

ARADDR[31:0] Read address

Master

Write Address

dress ID

R[31:0]

dress.

[[3:0]]

ngth

E[2:0]

RST[1:0]

CK[1:0]

/ I I L	e Addit	255
	nel Sig	jnals
	. 01	34.

Channel Signals Master Master Master Master Master Master

Write response

Write response

Response ready

Slave

Master

BVALID

BREADY

valid

Read Data Channel Signals

Global Signals

Clock source

Reset source

ACLK

signal

signal

RREADY

Read ready

Global clock

ARESETn

Global reset

RID[3:0] Read ID tag	Slave
RDATA[31:0] Read data	Slave
RRESP[1:0] Read response	Slave
RLAST Read last	Slave
RVALID Read valid	Slave

Master

Write Data

Channel Signals		
WID[3:0]	Master	
Write ID tag		
WDATA[31:0]	Master	
Write data		
WSTRB[3:0]	Master	
Write strobes		
WLAST	Master	
Write last		
WVALID	Master	
Write valid		
WREADY	Slave	
Write ready		
Write Resp Channel Si		
BID[3:0]	Slave	
Response ID		
BRESP[1:0]	Slave	

Global Signals

ACLK Clock source Global clock signal

ARESETn Reset source Global reset signal

Read Data Channel Signals

RID[3:0] Read ID tag	Slave
RDATA[31:0] Read data	Slave
RRESP[1:0] Read response	Slave
RLAST Read last	Slave
RVALID Read valid	Slave
RREADY Read ready	Master

ARID[3:0] Master Read address ID. ARADDR[31:0] Master Read address **ARLEN[3:0]** Master Burst length

Read Address

Channel Signals

ARSIZE[2:0] Master Burst size

ARBURST[1:0] Master Burst type

ARLOCK[1:0] Master Lock type

ARCACHE[3:0] Master Cache type

ARPROT[2:0] Master Protection type

ARVALID Master Read address valid

ARREADY Read address ready

Slave

CHE[3:0] Master


T[2:0] Master n type ID Master

dress valid

ADY Slave dress ready

ter GET ME OUT OF HERE

One of the Strengths of the Vivado Workflow is its encapsulating of all that (necessary) mess up into bold "wires" that you drag around




Block Diagram Makes:

- The block diagram automates this portion of work.
- Or at least tries to


```
test_axi.py
                             test_square_rooter.py
                                                          //Copyright 1986-2022 Xilinx, Inc. All Rights Res
          .trigger(disp_interface_0_trigger));
    assign leds = disp_interface_0_command[3:0];
    design_1_processing_system7_0_0 processing_system7_0
         (.DDR Addr(DDR addr),
          .DDR_BankAddr(DDR_ba),
          .DDR_CAS_n(DDR_cas_n),
          .DDR_CKE(DDR_cke),
          .DDR_CS_n(DDR_cs_n),
          .DDR_Clk(DDR_ck_p),
          .DDR_Clk_n(DDR_ck_n),
          .DDR_DM(DDR_dm),
          .DDR_DQ(DDR_dq),
          .DDR_DQS(DDR_dqs_p),
          .DDR_DQS_n(DDR_dqs_n),
          .DDR_DRSTB(DDR_reset_n),
          .DDR_ODT(DDR_odt),
          .DDR_RAS_n(DDR_ras_n),
          .DDR_VRN(FIXED_IO_ddr_vrn),
          .DDR_VRP(FIXED_IO_ddr_vrp),
          .DDR_WEB(DDR_we_n),
          .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
          .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
          .MIO(FIXED_IO_mio),
          .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
          .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
          .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
          .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
          .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
          .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
          .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
          .M AXI GP0 ARPROT(processing system7 0 M AXI GP0 ARPROT),
          .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
          .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY);
          .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
          .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID)
          .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
          .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST)
          .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
          .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
          .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
          .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
          .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
          .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
          .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
          .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
          .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
          .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
          .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
          .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
  Fall OMDAKI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID)
```

And you Can Use AXI to Interface with Tons of things!

 For data sent in packets (such as samples of a signal where), a TLAST signal is asserted on the final sample to ensure



And you Can Use AXI to Interface with Tons of things!



The AXI Interfaces on the Zynq Enable PS to PL communication effectively

Interface Name	Interface Description	Master	Slave
M_AXI_GP0		PS	PL
M_AXI_GP1	General Purpose (AXI_GP)	PS	PL
S_AXI_GP0	General Purpose (AXI_GP)	PL	PS
S_AXI_GP1		PL	PS
S_AXI_ACP	Accelerator Coherency Port (ACP), cache coherent transaction	PL	PS
S_AXI_HP0	High Performance Ports (AXI_HP) with read/write FIFOs.	PL	PS
S_AXI_HP1		PL	PS
S_AXI_HP2	(Note that AXI_HP interfaces are sometimes referred to as AXI Fifo Interfaces, or AFIs).	PL	PS
S_AXI_HP3		PL	PS

Master/Slave refers to who controls/initiates comms on that bus that bus

General Purpose/Performance "GP" AXI Ports

- 32 bits in size
- Maximum flexibility
- Allow register access from:
 - PS to PL
 - PL to PS
- Routed through lower-priority interconnects

High Performance "HP" AXI Ports

- Can be 32 or 64 bits wide (or variable between, but avoid)
- Maximum bandwidth access to external memory and on-chip-memory (OCM)
- When use all four HP ports at 64 bits, you can outpace ability to write to DDR and OCM bandwidths!
 - HP Ports: 4 * 64 bits * 150 MHz * 2 = **9.6 GByte/sec**
 - external DDR: 1 * 32 bits * 1066 MHz * 2 = 4.3 GByte/sec
 - OCM: 64 bits * 222 MHz * 2 = 3.5 GByte/sec
- Optimized for large burst lengths

But Also Be On the Lookout for Issues! AXI-Lite Packager Broke in 2024.

 Still not sure *what* broke going from 2023.2 to 2024.1

• The new source for AXI Lite mentions burst mode...not sure if that's a typo or indicative of something else weird.


 Also incompletely specifies read logic compared to <2024.1

Variants


• I think there was a bug in their READY implementation

Not-working (2024.1)

Less Not-working (2023.2)




Reads Worked Fine



- The "IP wizard" does fail to create all the appropriate read logic by default, but for registers it does, things work
- And you can add in the logic to read the "forgotten" registers (>4) and things still work


What was Broken?



- Hard Crash/Timeout when a Write is made to the AXI MMIO created
- My guess is it is related to the response channel logic
- An AXI write interface will have three channels:
 - Write Address ("AW") (address to write data to)
 - Write Data ("W") (data to write)
 - Response Data ("B") A response

I think this is one issue:

 AXI_AWADDR getting used when AXI_AWREADY and AXI_AWVALID are both not asserted.



Line Letting Un-hand-shaken data through:

Early in module there is this:

```
if (S_AXI_AWVALID && S_AXI_AWREADY)begin
axi_awaddr <= S_AXI_AWADDR;</pre>
```

Elsewhere the write logic had this


Change to this:

```
//seems better:
case ( (S_AXI_AWREADY && S_AXI_AWVALID) ? S_AXI_AWADDR[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB]
: axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )

9/22/25 6S965 Fall 2025 70
```

Update: mostly fixed problem

- There's a line that uses the raw address based only on AXI_AWVALID
- Change it



Still Not Exactly Sure

 So while Vivado is a powerful tool, we should always be aware of what it is making for us and how it is helping us.


• It has been known to make non-AXI-compliant stuff in the past.

And I'm not the only one to speak about this.

AXI Culture

 This Gisselquist guy is anywhere anybody mentions AXI on the internet





White mave flied bug reports in 2017 and 2016 on Alling's forums regarding these proken demonstration designs, Xilinx has yet to fix their designs as of Vivado 2020.2. [1], [2] Indeed, at this point, it's not clear if Xilinx will ever fix their demonstration designs. Perhaps I shouldn't complain-their gns simply make the services I offer and sell that much more valuable.

You can take advantage of slave features like command reordering with DDR.

The most common AXI mistake Apr 16, 2019 D@n

Some time ago, I posted a set of formal properties which could slave or master. I then applied these properties to the AXI-lite slave and found multiple errors within their core.

2.3k
32

Posted January 8, 2020

@HasanWAVE


Might it be because your Zyng design only supports AXI3 and not AXI4? The maximum AXI3 burst length is only 16 beats.

Which board are you using?

Also, this really belongs in the FPGA/embedded forum, not the microcontroller forum.

6S965 Fall 2025

73







- "AMBA® AXITM and ACETM Protocol Specification", ARM 2011
- "The Zynq Book", L.H. Crockett, R.A. Elliot, M.A. Enderwitz, and R.W. Stewart, University of Glasgow
- "Building Zynq Accelerators with Vivado High Level Synthesis"
 Xilinx Technical Note
- Some material from ECE699 Spring 2016 https://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S1 6/

Crack open the AXI spec sheet with a few data sheets for some Xilinx IP cores (like the CORDIC, FFT, etc...) and you should be able to start making sense of it.