
6.S965 Digital Systems Laboratory II

Lecture 4:

Zynq Architecture

Some Stuff on the Pynq Z2 Board




How Can You Work With it?

- The Zynq XC7Z020-1CLG400 has almost twice the amount of "classic" FPGA material as the Spartan 7 boards used in 6.205
 - 13,300 Logic Cells
 - 630 KByte of BRAM
 - 220 DSP slices
 - On-chip analog-to-digital converters on both
 - Four Clock management tiles
- Also has two ARM 9 Cores


Generic Zynq Architecture


- Processing System (PS)
- Programmable Logic (PL)
- Both can be manipulated



PL and PS

- When you're designing a system, there are a lot of things to control
- You can write Verilog, instantiate IP, and also configure the processing cores






These changes happen outside the FPGA portion

Addresses are at the Center of It All

 You have processors and you have circuits you build, and they all share information through an addressing system



Processing Cores are ARM


- ARM-A9 on the Pynq board (32 bit, two cores)
- ARM-A53 on the RFSoC4x2 board (64 bit, four cores), also two 32 bit ARM-R5 cores.
- ARM stands for?
- Advanced RISC Machines
- RISC stands for?
- Reduced Instruction Set Computing

Everything is Memory-Mapped

- Unlike CISC/x86 or other family processors, RISC is all about reducing the instruction set.
- In x86 memory is accessed with certain instructions and interfaces accessed with different instructions.
- In RISC, that's not the case...everything is accessed through 1w or sw or whatever, etc...
- Everything outside the processor in RISC is seen as existing in an address space

Memory-Mapped-Input-Output (MMIO)

- In addition to having pointers take the address of variables in code that refer to memory, code will have certain addresses that are interfaces of the computer to the outside world
- Call this Memory-Mapped-Input-Output (MMIO)
- Certain addresses act like little mailboxes to set or get values from software to hardware/vice versa



L01-10

MMIO Example...

```
void app main(){
 int * temp sensor = 0x30000004; //set pointer to a known address value
 int * heater = 0x30000008; //set pointer to a known address value
 //The two addresses above come from datasheet of processor!
 while(1){//run forever
   //check temperature...
   if (*temp sensor <60){ //get value...less than 60?</pre>
     *heater = 1; //set value to 1 (let it warm)
   }else{
     *heater = 0; //set value to 0 (let it cool)
                                                                       *temp_sensor
                                                                       Gets access to
                                                                       this value
    Address:
                               Value:
    0x30000004
                               0x00000023
                                                                        *heater
    0x30000008
                               0x00000001
                                                                        Gets access to
                                                                        this value
    0x3fc93f58:
                               0x42016554
                                                                 temp_sensor
    0x3fc93f5c:
                               0x30000004
    0x3fc93f60:
                               0x30000008
    0x3fc93f64:
                               0x00000000
                                                            heater
                                           L01-11
```

9/15/25

MMIO Example...



Thermometer circuit will be writing values to this memory spot

```
Address: Value:
0x30000004: 0x00000023
0x30000008: 0x00000001
...
0x3fc93f58: 0x42016554
0x3fc93f5c: 0x3000004
0x3fc93f60: 0x30000008
0x3fc93f64: 0x00000000
```

Heater circuit will be reading values from this memory spot to know what to do

L01-12

9/15/25

6S965 Fall 2025

Everything Acts Like this on Zynq

 On a normal hard processor, the designers would pre-assign what IO/interfaces get assigned into each address location.

 The Zynq SOC is more of a mix, since it is reconfigurable has a lot more flexibility in that regard. In fact, one of the things the hardware handoff file contains is the memory-map addressing for a particular implementation after you've built!

Open up the 2800 lines of the .hwh file to see...


```
KPARAMETER NAME=
1154
        KPARAMETER NAME=
                                   NAME="PCW UARTO BASEADOR" VALUE="0xE00000000"/>
                                   NAME="PCW UARTO BAUD RATE" VALUE="115200"/>
1157
                                   NAME="PCW UARTO GRP FULL ENABLE" VALUE="0"/>
1159
                                   NAME="PCW UARTO GRP FULL IO" VALUE="<Select>"/
                     <PARAMETER NAME="PCW UARTO HIGHADDR" VALUE="0x€0000FFF"/>
1164
1167

    All the interactions

1170
1171
                                                             with UART Bus 0
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;</pre>
1174
                                                             happen from
                                                             0xE0000000 to
                                                             0xE0000FFF
1184
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="0"/>
<PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="&lt;Select>"/>
```


Then you'd proceed to manual

Look up the address space of UART busses




Keep Reading...

 See an interesting diagram in the docs explaining how it works...and click on it so you can see the unblurred version....



Extract Meaning from this...


Thank you Xilinx



https://docs.amd.com/viewer/attachment/mxcNFn1EFZjLl1eShoEn5w/oeiYFdxDVPZU5ktSckeTug-mxcNFn1EFZjLl1eShoEn5w

Jokes* Aside...

 Further Down the page are details about addresses to read/write to to configure the UARTO and then where in that address space, the In and out FIFO will live



And for "Custom" modules...

 Same thing... Here is the disp_interface I wrote for lab 2:

```
CONNECTIONS

CONNE
```


Then From the software side...

```
j5 = ol.disp_interface_0 #find the AXI MMIO module which we can talk to (name of IP)
#Now it is time to interface with the j5 IP:
# registers are four bytes in size, but address space is byte addressable! Keep in mind!
j5.write(0x08,0) #write 0 to address location 0x08 (command type)..
j5.write(0x0C,5) #write "5" to address location 0x0C (should show up on green LEDs due to slice
j5.write(0x10,2) #write 2 to address location 0x10
d = j5.read(0x04) # should read the value of all four push buttons (for test)
print(d) #print output (hopefully buttons)
d = j5.read(0x00) # read deadbeef hopefully (hard-coded in your mmio)
print(hex(d))
```

 Read/write to addresses that refer to the module you made


Look at Source of Pynq (or C that it uses underneath)

 See how it handles it with the underlying calls.




The Address Space is a Delicate Illusion

- Almost all modern compute use a hierarchy of memory layers to facilitate quick, effective access to data
- Our The Zynq SOC is no different.
- And this goes for even MMIO stuff
- And it is complicated




Memory Layout in Zynq Series

- Cores each have their own L1 Cache
- Below that everything is shared (L2 Cache, On-Chip RAM, everything else appropriately)



L1 Data and Instruction Caches


- Each core has a pair of L1 caches
- Works like an L1 cache normally does...effectively a temporary clone of relevant memory regions for the cores to have access to.



L2 Cache

• There is a single L2 shared cache

• L1 draws from it




DDR Memory

 Huge amount (512 MB or more) of off-chip DDR2 or DDR3


 "Global" repository of almost all the memory space (not necessarily entire address space)

More on that later



On-Chip RAM/Memory (OCR/OCM)


- There is ~256 KB of On-Chip RAM
- Separate piece of memory on chip with fixed address space:
 - 192kB at 0x0000_0000
 - 64kB at 0xFFFC_0000
- As fast as a cache but not used as a cache!



OCM vs. Cache

 Cache represents a moving target of regions of the ultimate address space (stuff from DRAM, stuff from IO, etc...)

 The OCM is a fixed global address space that you can directly address (both from with the PS and from the PL)




These changes happen outside the FPGA portion

On-Chip RAM/Memory (OCR/OCM)

- Why might OCM be useful?
- Sensitive, low-latency information can be conveyed between the FPGA and processor without cacheing, etc...


Direct connection from Central Interconnect to OCM



https://www.jblopen.com/zynq-benchmarks/


Snoopy Cache

- The Snoop Control Unit is in charge of keeping the multiple L1 caches and the greater L2, OC, DDR, etc... Synchronized
- Complicated piece of hardware
- Further Reading:
 - https://en.wikipedia.org/wiki/Bus_snooping



Snoop Control Unit


 Critical in maintaining the illusion of unified memory/address space



SCU is at center of it

Anything going to processor has to go through

the SCU



Data Between PS and PL

 Because of MMIO, for the most part, data moves between these two entities through the L2 cache and then through the Snoop Control Unit

You want the FPGA to see correct memory cache values just like the


One exception is the OCM, but that is relatively small

Two Other "Better" Ways...

- It may be desirable to link more closely to the processor than through regular channels
 - Accelerator Coherency Port (ACP)
- You may need to move massive amounts of data into or out of memory and not want to go through caches arbitration and things.
 - Direct Memory Access (DMA)


Accelerator Coherency Port (ACP)

- There is one Accelerator Coherency Port
- Direct Interface to SCU from the FPGA
- Allows quick, small-size interfacing between Processors and FPGA fabric, if needed.



https://www.aldec.com/en/company/blog/144--introduction-to-zynq-architecture


ACP (right side)




Two Other "Better" Ways...

- It may be desirable to link more closely to the processor than through regular channels
 - Accelerator Coherency Port (ACP)
- You may need to move massive amounts of data into or out of memory and not want to go through caches arbitration and things.
 - Direct Memory Access (DMA)

Conventional Memory Access



Direct Memory Access (DMA)




Direct Memory Access (DMA)

- Instead of having the FPGA interface through layers of caches (which can be slow), the DRAM <u>Memory controller can be Accessed Directly</u> from the FPGA.
- If used correctly, this can happen simultaneously with the processor running, provided it isn't having cache misses and going to DRAM
- Allows actual Memory-Mapped Linkage of information between PS and PL
- Can facilitate massive amounts of data (100's of MBs at very high speeds when done in bursts)

Illusion of Continuous Address Space


 Every piece in the entire system can talk and send messages back and forth using a consistent and global address scheme



6S965 Fall 2025

Zynq Block Diagram

Central Interconnect handles address requests between processor and FPGA, external IO, etc... Determines where to route SCU and Cache controllers know how to direct address space request to the correct resources



Address Space Handling


 All of this address space handling between the PS and the PL is accomplished with the Advanced Microcontroller Bus Architecture (AMBA)'s Advanced eXtensible Interface (or AXI) protocol

 We'll go over/review that in class this upcoming Wednesday (hopefully)

On Top of Low Level

Skipping AXI for a moment.

Python for Zynq...Pynq



Taken from some Xilinx talk I went to...

Yocto



- Yocto is a project dating back >10 years...focus of it is to build linux for embedded systems applications
- With Yocto you can basically build images of linux distributions targeted at small, particular processors (such as the ARM cores on the Zynq chip)
- Yocto is installed on your computer (kinda like any tool) and then you build for other systems...just like how we build for our FPGA with Vivado.

PetaLinux

 AMD/Xilinx took Yocto, added some stuff on top intended to streamline these tools for their chips and architectures specifically and called it

PetaLinux



https://discuss.pynq.io/t/deploying-pynq-and-jupyter-with-petalinux/677


PYNQ uses an Ubuntu based Linux

PYNQ uses Ubuntu's:

- Root file system (RFS)
- Package manager (apt-get)
- Repositories

PYNQ bundles:

- Development tools
 - · Cross-compilers
- Latest Python packages




PYNQ's Ubuntu-based Linux

PYNQ uses the PetaLinux build flow and board support package:

- · Access to all Xilinx kernel patches
- Works with any Xilinx supported board
- · Configured with additional drivers for PS-PL interfaces

Taken from some Xilinx talk I went to...

PYNQ Framework




Taken from some Xilinx talk I went to...

Pynq Compromises

- With the Pynq framework you're basically starting with a pre-built Yocto/Petalinux implementation that people have already designed for you.
- To get the most out of a chip, one may want to go and do their own custom version and build and then make an image.
- You can 100% build your own PYNQ image from scratch or with modifications:
 - https://pynq.readthedocs.io/en/latest/pynq_sd_card.html

We're largely ignoring middle part




Taken from some Xilinx talk I went to...

Physical Pinout of Pynq

ZYNQ 7020 is a chip like any other chip

- Zynq package is a ball grid array (all pins are underneath)
- One of the most unforgiving packages out there...




Still from video of somebody "reballing" an Xilinx chip https://www.youtube.com/watch?v=DVTxHx0z-wo





Assigning Pins

Once design is synthesized you can specify where to route (we'll not do this much since much of this has been decided ahead of time with the PYNQ board's PCB layout, but if you were designing with the chip from scratch this would be part of process



- Pinout file can be found here:
- https://www.xilinx.com/content/dam/xilinx/support/packagefiles/z7 packages/xc7z020clg400pkg.txt


400 Pins Listed Out

- Some pins connect to the PL part of chip
- Some pins connect to the PS part of chip.
- Just how it goes...

Device/Peckage xc7ze2ec1g4ee 9/18/2012 09:51:09								
RII DONE_0	Devi	ce/Package xc7z020clg400	9/18/2012 09:51:09					
M9 DP P NA	Pin	Pin Name	Memory Byte Group	Bank	VCCAUX Group	Super Logic Region	I/O Type	No-Connect
1310 GADOC_0 NA								
199 VERP_0								
1.9 VREP_0								
1.10 VI, 0								
F9 TCK, 0								
MA								
K18 VREPL 0 NA 0 NA NA CONFIG N								
K9 VP 0								
F10 R\$VDVCC3 NA 0 NA NA CONFIG NA R8 R\$VDVCC2 NA 0 NA NA CONFIG NA NA CONFIG NA R8 R\$VDVCC2 NA 0 NA NA NA CONFIG NA								
NG RSVOVCC2 NA 0 NA NA CONFIG NA R10 INIT_8_0 NA 0 NA 0 NA CONFIG NA R10 INIT_8_0 NA 0 NA 0 NA NA CONFIG NA R10 INIT_8_0 NA 0 NA 0 NA NA CONFIG NA NA CONFIG NA NA 0 NA NA CONFIG NA NA CONFIG NA NA CONFIG NA NA 0 NA NA NA CONFIG NA NA CONFIG NA NA 0 NA NA NA CONFIG NA NA CONFIG NA NA 0 NA NA NA CONFIG NA								
R10 INTT_B_0 NA 0 NA NA CONFIG NA NA 6 NA NA CONFIG NA 6 NA 0 NA NA CONFIG NA NA NA NA CONFIG NA NA NA NA HR 72010 NA NA NA HR 72010 NA NA NA HR 72010 NA								
G6 TDL 6								
F6 TDO-9 NA 0 NA NA CONFIG NA CONFIG NA CONFIG RA CONFIG RA ON NA 0 NA NA CONFIG NA CO								
T6 RSVDVCT1 NA 0 NA NA CONFTG NA 0 NA NA CONFTG NA CONFTG NA 06 CFG69VS 0 NA 0 NA NA CONFTG NA NA CONFTG NA NA 0 NA NA CONFTG NA NA CONFTG NA NA NA CONFTG NA NA NA CONFTG NA NA NA NA CONFTG NA NA NA CONFTG NA NA NA NA HR 72810 NA NA NA HR NA NA HR NA NA HR NA NA NA HR NA NA H								
M6 CF68VS_0 NA 0 NA NA CONFIG NA 16 PROGRAPLB_0 NA 0 NA NA CONFIG NA 16 PROGRAPLB_0 NA 0 NA NA CONFIG NA 16 PROGRAPLB_0 NA 0 NA NA CONFIG NA 175 NA 0 NA NA CONFIG NA 175 NA 0 NA NA NA CONFIG NA 175 NA NA 0 NA NA NA CONFIG NA 175 NA								
16 TMS_0							CONFIG	
V5 10_EN_T0_VTER_13 0 133 NA NA HR 72010 V7 10_L11P_T1_SRCC_13 1 133 NA NA HR 72010 V7 10_L11P_T1_SRCC_13 1 133 NA NA HR 72010 U7 10_L11P_T1_SRCC_13 1 133 NA NA HR 72010 U10 10_L12P_T1_RRCC_13 1 133 NA NA HR 72010 U10 10_L12P_T1_RRCC_13 1 133 NA NA HR 72010 U10 10_L12P_T1_RRCC_13 2 133 NA NA HR 72010 V6 10_L13P_T2_RRCC_13 2 133 NA NA HR 72010 V6 10_L13P_T2_SRCC_13 2 133 NA NA HR 72010 V6 10_L13P_T2_SRCC_13 2 133 NA NA HR 72010 V8 10_L13P_T2_SRC_13 2 133 NA NA HR 72010 V8 10_L13P_T2_DRS_13 2 133 NA NA HR 72010 V8 10_L13P_T2_DRS_3 1 2 133 NA NA HR 72010 V8 10_L13P_T2_DRS_3 1 3 5 NA NA HR 72010 V8 10_L13P_T2_DRS_3 1 35 NA NA HR NA HR 72010 V8 10_L13P_T3_DRS_3 1 35 NA NA HR NA HR 72010 V8 10_L13P_T3_DRS_3 1 35 NA NA HR NA H								
17 10 111 T 15RC 13 1 13 NA								
77 10_L11N_T1_SRC_13								
T9 10_L12P_T1_MRC_13								
U10 10 L12N T1 MRC 13 1 13 NA NA HR 72010 17 10 L13N T2 MRC 13 2 13 NA NA NA HR 72010 19 10 L14P T2 SRC L13 2 13 NA NA NA HR 72010 18 10 L14N T2 SRC L13 2 13 NA NA NA HR 72010 18 10 L14N T2 SRC L13 2 13 NA NA NA HR 72010 18 10 L14N T2 SRC L13 2 13 NA NA NA HR 72010 18 10 L14N T2 SRC L13 2 13 NA NA NA HR 72010 18 10 L14N T2 SRC L13 2 13 NA NA NA HR 72010 19 10 L14N T3 SRC L14N T2 SRC SR	Т9	IO_L12P_T1_MRCC_13	1	13	NA	NA	HR	7Z010
Y6 10_L13N_TZ_MRCC_13		IO_L12N_T1_MRCC_13						
Y9 10_L14P_TZ_SRCC_13 2 13 NA NA HR 72010 V8 10_L15P_TZ_D0S_13 2 13 NA NA HR 72010 V8 10_L15P_TZ_D0S_13 2 13 NA NA HR 72010 V8 10_L15P_TL_SCC_35 1 35 NA NA HR 72010 J19 10_L16N_1_ADITN_35 1 35 NA NA HR NA L16 10_L11P_TL_SRCC_35 1 35 NA NA HR NA L17 10_L11P_TL_SRCC_35 1 35 NA NA HR NA K17 10_L12P_TL_HRCC_35 1 35 NA NA HR NA K17 10_L13P_TL_RCC_35 2 35 NA NA HR NA K18 10_L12P_TL_RCC_35 2 35 NA NA HR NA H19 10_L14P_TL_ADAP_SRC_35 2			2					
Y8 10 _ L14N _ T2_SRC_13 2 13 NA NA HR 72010 W8 10 _ L15N _ T2_D0S_13 2 13 NA NA HR 72010 W8 10 _ L15N _ T2_D0S_13 2 13 NA NA HR 72010 J19 10 _ L16N _ T1_AD11N_3S 1 35 NA NA HR NA L16 10 _ L11P _ T1_SRCC_35 1 35 NA NA HR NA L17 10 _ L12P _ T1_SRCC_35 1 35 NA NA HR NA K17 10 _ L12P _ T1_SRCC_35 1 35 NA NA HR NA K18 10 _ L12P _ T1_SRCC_35 1 35 NA NA HR NA H16 10 _ L13P _ T2_DRC_35 2 35 NA NA HR NA H17 10 _ L13P _ T2_DRS_ABC_35 2 35 NA NA HR NA H18 10 _ L								
V8 10_L15P_T2_D0S_13 2 13 NA NA HR 72010 W8 10_L15N_T2_D0S_13 2 13 NA NA HR 72010 J19 10_L18N_11_SAC_35 1 35 NA NA HR NA L16 10_L11P_T1_SRCC_35 1 35 NA NA HR NA K17 10_L12P_T1_MRCC_35 1 35 NA NA HR NA K18 10_L12P_T1_MRCC_35 1 35 NA NA HR NA K18 10_L12P_T1_MRCC_35 2 35 NA NA HR NA H10 10_L13P_T2_MCC_35 2 35 NA NA HR NA H11 10_L13P_T2_MCC_35 2 35 NA NA HR NA J18 10_L14P_T2_A04P_SRC_35 2 35 NA NA NA HR NA J18 10_L14P_T2_A04P_SRC_35								
19 10 11 20 11 35 1 35 NA			2			NA		
19 10 L100 11 A0110 35		I0_L15N_T2_DQS_13	2	13	NA	NA	HR	7Z010
L17 IO_L11N_T1_SRCC_35		10_L10N_I1_AD11N_35	1	35	NA	NA	HR	NA
K17 IO_L12P_T1_MRCC_35								
K18 I O_L12N_T1_MRCC_35								
H16 10_L13P_T2_MRCC_35								
H17 IO_L13N_T2_MRCC_35								
H18 10_L14N_T2_ADAN_SRCC_35 2 35 NA NA NA HR NA								
F19								
F20 10_L15N_T2_D0S_AD12N_35 2 35 NA NA NA HR NA G17 10_L16P_T2_35 2 35 NA NA NA HR NA G18 10_L16N_T2_35 2 35 NA NA NA HR NA J20 10_L17P_T2_AD5P_35 2 35 NA NA NA HR NA HR NA H20 10_L17N_T2_AD5N_35 2 35 NA NA NA HR NA H20 10_L17N_T2_AD15N_35 2 35 NA NA NA HR NA H20 10_L17N_T2_AD15N_35 2 35 NA NA NA HR NA H20 10_L18N_T2_AD13N_35 2 35 NA NA NA HR NA H215 10_L19P_T3_35 3 35 NA NA NA HR NA H215 10_L19P_T3_AD6N_35 3 35 NA NA NA HR NA H214 10_L20P_T3_AD6N_35 3 35 NA NA NA HR NA H2 NA H214 10_L20P_T3_AD6N_35 3 35 NA NA NA HR NA H2 NA H214 10_L20P_T3_AD6N_35 3 35 NA NA NA HR NA H214 10_L20P_T3_AD6N_35 3 35 NA NA NA HR NA H2 NA H214 10_L21N_T3_D0S_AD14P_35 3 35 NA NA NA HR NA H2 NA H214 10_L21N_T3_D0S_AD14P_35 3 35 NA NA NA HR NA H2 NA H214 10_L22P_T3_AD5N_35 3 35 NA NA NA HR NA H2 NA H214 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD7P_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD15N_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD15N_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD15N_35 3 35 NA NA NA HR NA H2 NA H215 10_L22P_T3_AD15N_35 3 35 NA NA NA HR NA H2 NA H								
617		TO 115N T2 DOS AD12N 35						
18 10_16N_T2_35								
H20			2					
G19								
G20								
H15								
G15								
114 10 12 12 13 10 12 13 13 13 13 14 10 12 12 13 13 14 10 12 14 13 13 14 15 12 12 15 13 13 13 14 15 12 12 15 13 13 15 14 16 12 15 15 15 15 15 15 15			3					
N15								
N16								
L14								
L15								
M14	L15		3	35	NA	NA	HR	NA
K16		I0_L23P_T3_35						
16 10 12 12 13 15 15 15 15 15 15 15								
J15 IO_25_35								
E7 PS_CLK_500 NA 500 NA NA MIO NA E11 PS_MIO_VREF_501 NA 501 NA NA MIO NA C7 PS_POR_B_500 NA 500 NA NA MIO NA C8 PS_MIO15_500 NA 500 NA NA MIO NA E14 PS_MIO15_500 NA 501 NA NA MIO NA D10 PS_MID15_501 NA 501 NA NA MIO NA F14 PS_MID21_501 NA 501 NA NA MIO NA B11 PS_MI023_501 NA 501 NA NA MIO NA B15 PS_MI023_501 NA 501 NA NA MIO NA B15 PS_MI027_501 NA 501 NA NA MIO NA B13 PS_MI029_501 NA 501 NA								
E11 PS_MIO_VREF_501 NA 501 NA NA MIO NA C7 PS_POR_B_500 NA 500 NA NA NA MIO NA C8 PS_MIO15_500 NA 500 NA NA MIO NA E14 PS_MIO15_500 NA 500 NA NA MIO NA E14 PS_MIO15_501 NA 501 NA NA MIO NA E14 PS_MIO19_501 NA 501 NA NA MIO NA F14 PS_MIO19_501 NA 501 NA NA MIO NA F14 PS_MIO21_501 NA 501 NA NA MIO NA F14 PS_MIO23_501 NA 501 NA NA MIO NA MIO NA F15 PS_MIO25_501 NA 501 NA NA MIO NA F16 PS_MIO35_501 NA 501 NA NA MIO NA F16 PS_MIO35_501 NA S01 NA NA MIO NA MIO NA F16 PS_MIO35_501 NA S01 NA NA MIO NA								
C8 PS_MI015_500 NA 500 NA NA MIO NA E14 PS_MI017_501 NA 501 NA NA MIO NA D10 PS_MI019_501 NA 501 NA NA MIO NA F14 PS_MI023_501 NA 501 NA NA MIO NA D11 PS_MI023_501 NA 501 NA NA MIO NA F15 PS_MI025_501 NA 501 NA NA MIO NA D13 PS_MI027_501 NA 501 NA NA MIO NA C13 PS_MI029_501 NA 501 NA NA MIO NA E16 PS_MI031_501 NA 501 NA NA MIO NA		PS_MIO_VREF_501						
E14 PS_MI017_501 NA 501 NA NA MIO NA D10 PS_MI019_501 NA 501 NA NA MIO NA MIO NA D10 PS_MI021_501 NA 501 NA NA MIO NA D11 PS_MI023_501 NA 501 NA NA MIO NA D11 PS_MI023_501 NA 501 NA NA MIO NA D13 PS_MI025_501 NA 501 NA NA MIO NA D13 PS_MI025_501 NA 501 NA NA MIO NA D13 PS_MI025_501 NA 501 NA NA MIO NA C13 PS_MI029_501 NA 501 NA NA MIO NA E16 PS_MI031_501 NA 501 NA NA MIO NA								
D10 PS_MI019_501 NA 501 NA NA MIO NA F14 PS_MI021_501 NA 501 NA NA MIO NA								
F14 PS_MI021_501 NA 501 NA NA MIO NA D11 PS_MI023_501 NA 501 NA NA MIO NA F15 PS_MI025_501 NA 501 NA NA MIO NA D13 PS_MI025_501 NA 501 NA NA MIO NA C13 PS_MI025_501 NA 501 NA NA MIO NA C13 PS_MI029_501 NA 501 NA NA MIO NA E16 PS_MI031_501 NA 501 NA NA MIO NA							MTO	
D11 PS_MI023_501 NA 501 NA NA MIO NA F15 PS_MI025_501 NA 501 NA NA MIO NA D13 PS_MI027_501 NA 501 NA NA MIO NA C13 PS_MI029_501 NA 501 NA NA MIO NA E16 PS_MI031_501 NA 501 NA NA MIO NA								
D13 PS_MI027_501 NA 501 NA NA MIO NA C13 PS_MI029_501 NA 501 NA NA MIO NA C16 PS_MI031_501 NA 501 NA NA MIO NA	D11		NA	501	NA	NA	MIO	NA
C13 PS_MI029_501 NA 501 NA NA MIO NA E16 PS_MI031_501 NA 501 NA NA MIO NA								
E16 PS_MI031_501 NA 501 NA NA MIO NA								


Aside...The RFSoC is Bigger

- Go to this site (https://www.xilinx.com/support/package-pinout-files/zynq-ultrascale-plus-pkgs.html) and use the non-functional sort tools to find the pin file for the xczu48
- You'll see that it is a 1156 pin BGA




Now, the Pynq Z2 *board* made some choices for us

- If you were the engineer laying out the chip/board from scratch you would also need to make these decision.
- Some decisions have very little wiggle room, others do.




Schematic of PYNQ Z2 Board



- The 512 MB DRAM is routed to PS_... Pins of the Zynq chip.
- Meaning the DRAM is only accessible in the processing side
- There is no PL-only accessible DRAM


Schematic of PYNQ Z2 Board

- Ethernet, SD card, some HDMI control portions, OTG/USB are all also wired to PS_ pins
- That means those are not accessible via



Most other things on the board are actually wired to pins that are part of the PL (Programmable Logic)

- So pretty much everything else...
- All these the random pins, the audio, the HDMI in/out, buttons, etc...



List of I/O Peripherals for the PS:

- "Hard" IP cores exist on the **PS** that perform certain interfacing roles/protocols:
- These can be multiplexed out to many subsets of pins

I/O Interface	Description
SPI (x2)	Serial Peripheral Interface [10] De facto standard for serial communications based on a 4-pin interface. Can be used either in master or slave mode.
I2C (x2)	I^2C bus [14] Compliant with the I2C bus specification, version 2. Supports master and slave modes.
CAN (x2)	Controller Area Network Bus interface controller compliant with ISO 118980-1, CAN 2.0A and CAN 2.0B standards.
UART (x2)	Universal Asynchronous Receiver Transmitter Low rate data modem interface for serial communication. Often used for Terminal connections to a host PC.
GPIO	General Purpose Input/Output There are 4 banks GPIO, each of 32 bits.
SD (x2)	For interfacing with SD card memory.
USB (x2)	Universal Serial Bus Compliant with USB 2.0, and can be used as a host, device, or flexibly ("on-the-go" or OTG mode, meaning that it can switch between host and device modes).
GigE (x2)	Ethernet Ethernet MAC peripheral, supporting 10Mbps, 100Mbps and 1Gbps modes.


Using them

- In a normal microcontroller, you would simply activate a module, such as an SPI controller and connect it to some pins.
- The way the Pynq Z2 board is laid out you can't do that.
- In an effort to ensure flexibility for development, they connected most things and broke out most general IO from the PL side.

Assigning I/O pins to Hard IP

Peripherals


Here I double-clicked on the Zynq7 Processing IP Core



Linking to Outside World

- The I/O pins normally go to the outside world, but on our PYNQ board we need to extend them into the PL (which has its own actual physical output pins)
- Making the GPIO pins EMIO (Extended) Multiplexed In/Out) puts them into the PL for further manipulation






Week 1


We have specified the Zynq PS to route its IO pins out into the PL fabric and we can do what we want with them




These represent pins that come directly from the PS and interface with DRAM (DDR) and some hard-wired interfaces



Clicking on these things is really just a nice way to configure internal multiplexers






Taken from the MicroZed Chronicles Blog/Xilinx Docs

Other PL-PS Interconnects

Interface Between PS and PL


- Four Ways to Transfer Data from the PS to the PL
 - 64 bits of GPIO
 - 4 GP AXI Ports
 - 4 HP AXI Ports
 - 1 ACP Port

Just talked about this



GPIO Pins

- **G**eneral **P**urpose **I**nput **O**utput
- You can via software (writing to registers), control and be controlled by ~54 pins
- These are good for low-speed control, configuration, reset signals...things like that.



Interrupts




- The GPIO of the PS can be setup to have interrupts even when you are routing them "internally" into the PL Using EMIO.
- This means you can actually have the PL trigger Python processes to run by setting up the interrupts as well as some async programming on the Python side
- https://pynq.readthedocs.io/en/latest/pynq_libraries/interrupt.html
- https://pynq.readthedocs.io/en/latest/overlay_design_methodology/ pynq_and_asyncio.html#pynq-and-asyncio

Interface Between PS and PL

- Four Ways to Transfer Data from the PS to the PL
 - 64 bits of GPIO
 - 4 GP AXI Ports
 - 4 HP AXI Ports
 - 1 ACP Port

Just talked about this




Master/Slave Terminology

- I've been a big fan of moving away from this terminology.
- For SPI, for example, instead of MOSI/MISO, do COPI/CIPO (controller/peripheral), etc...
- However, <u>all</u> of the AMD/Xilinx, use Master/Slave and <u>everything</u> has that M's and S's prepended, appended, etc..
- I'm going to just use their nomenclature so we don't have to constantly be mapping between alternate names.


AXI Ports

 Parallel Busses of two different flavors that allow us to pretty quickly transfer data between the Processing System and the FPGA section using shared registers and some other stuff




ACP Port

- Accelerator
 Coherency Port
- 64-bit wide bus that can transfer data from very quickly from PL fabric



 There's lot of neat IP we can work AXI Everywhere with....if you wanted to implement a hardware accelerated Fast Fourier Transform you totally can...



Advanced Microcontroller Bus Architecture (AMBA)

- Version 1 released in 1996 by ARM
- 2003 saw release of Advanced eXtensible Interface (AXI3)
- 2011 saw release of AXI4
- There are no royalties affiliated with AMBA/AXI so they're used a lot.

6S965 Fall 2025

• It is a general, flexible, and relatively free* communication protocol for development

Three General Flavors of AXI4

- **AXI4** (Full **AXI**): For memory-mapped links. Provides highest performance.
 - 1. Address is supplied
 - 2. Then a data burst transfer of up to 256 data words
- **AXI4 Lite:** A memory-mapped simplified link supporting only one data transfer per connection (no bursts). (also restricted to 32 bit addr/data)
 - 1. Address is supplied
 - 2. One data transfer
- AXI4 Stream: Meant high-speed streaming data
 - Can do burst transfers of unrestricted size
 - No addressing
 - Meant to stream data from one device to another quickly on its own direct connection

From the Zynq Book

Memory Map?


- Memory mapped means an address is specified within the transaction by the master (read or write). This corresponds to an address in the system memory space.
- For AXI4-Lite, which supports a single data transfer per transaction, data is then written to, or read from, the specified address
- For Full-AXI4 sending a burst, the address specified is for the first data word to be transferred, and the slave must then calculate the addresses for the data words that follow.
- AXI-Stream has no addressing so no memory mapping

AXI Idea

- Communication between two devices (Master and Slave) is carried out over multiple assigned "channels"
- Each channel has its own collection of wires which convey data, signals, etc.
- The channels can work somewhat independently, however in practice what one channel does is often the result of what a different one did previously
- Five Types of Channels (may have all or a subset):
 - Read Address: "AR" channel
 - Read Data: "R" channel
 - Write Address: "AW" channel
 - Write Data: "W" channel
 - Write Response: "B" channel


Read Wiring

Generalized collection of wires "Channel". Will contain numerous



Master initiates communication, Slave responds


Write Wiring



Within Each Channel are wires:


- These wires serve specific purposes.
- Some are universal to all channels, and others are specific

AXI Clock




- Everything in system will run off of AXI clock usually called ACLK in documentation
- No combinatorial paths between inputs and outputs. Everything must be registered.
- All signals are sampled on rising edge
- AXI modules should also have Reset pins. AXI work ACTIVE LOW so the Reset pin is usually called ARSTn or ARESETn

Valid and Ready



- All of AXI uses the same handshake procedure:
- The source of a data generates a VALID signal
- The destination generates a READY signal
- Transfer of data only occurs when both are high
- Both Master and Slave Devices can therefore control the flow of their data as needed



- Everything else is information and depends on what is needed in situation. Could be:
 - Address
 - Data
 - Other specialized wires like:
 - STRB (used to specify which bytes in current data step are valid, sent by Master along with data payload to Slave)
 - RESP (sort of like a status
 - LAST (sent to indicate the final data clock cycle of data in a burst)

Each channel has its own subset of "stuff" that goes along with those core signals shared by all

For example, the Write Data Channel ("W" channel)

	Signal	Source	Description	
	WID	Master	Write ID tag. This signal is the ID tag of the write data transfer. Supported only in AXI3. See <i>Transaction ID</i> on page A5-77.	
Payload	WDATA	Master	Write data.	
	WSTRB	Master	Write strobes. This signal indicates which byte lanes hold valid data. There is one write strobe bit for each eight bits of the write data bus. See <i>Write strobes</i> on page A3-49.	Supplemental
	WLAST	Master	Write last. This signal indicates the last transfer in a write burst. See <i>Write data channel</i> on page A3-39.	Stuff
	WUSER	Master	User signal. Optional User-defined signal in the write data channel. Supported only in A YM. See User defined signaling on page A8, 100	
CORE	WVALID	Master	Write valid. This signal indicates that valid write data and strobes are available. See <i>Channel handshake signals</i> on page A3-38.	
	WREADY	Slave	Write ready. This signal indicates that the slave can accept the write data. See <i>Channel handshake signals</i> on page A3-38.	

The Read Data Channel:

Table A2-6 Read data channel signals

s	Signal	Source	Description		
R	RID	Slave	Read ID tag. This signal is the identification tag for the read data group of signals generated by the slave. See <i>Transaction ID</i> on page A5-77.	•	
Payload R	RDATA	Slave	Read data.	\	
R	RRESP	Slave	Read response. This signal indicates the status of the read transfer. See <i>Read and write</i> response structure on page A3-54.	Supplemen	
R	RLAST	Slave	Read last. This signal indicates the last transfer in a read burst. See <i>Read data channel</i> on page A3-39.	7	al Stuff
R	RUSER	Slave	User signal. Optional User-defined signal in the read data channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.		
CORE	RVALID	Slave	Read valid. This signal indicates that the channel is signaling the required read data. See <i>Channel handshake signals</i> on page A3-38.		
	RREADY	Master	Read ready. This signal indicates that the master can accept the read data and response information. See <i>Channel handshake signals</i> on page A3-38.		

Read Address Chanel

Table A2-5 Read address channel signals

	Signal	Source	Description
_	ARID	Master	Read address ID. This signal is the identification tag for the read address group of signals. See <i>Transaction ID</i> on page A5-77.
Payload	ARADDR	Master	Read address. The read address gives the address of the first transfer in a read burst transaction. See <i>Address structure</i> on page A3-44.
	ARLEN	Master	Burst length. This signal indicates the exact number of transfers in a burst. This changes between AXI3 and AXI4. See <i>Burst length</i> on page A3-44.
	ARSIZE	Master	Burst size. This signal indicates the size of each transfer in the burst. See <i>Burst size</i> on page A3-45.
	ARBURST	Master	Burst type. The burst type and the size information determine how the address for each transfer within the burst is calculated. See <i>Burst type</i> on page A3-45.
	ARLOCK	Master	Lock type. This signal provides additional information about the atomic characteristics of the transfer. This changes between AXI3 and AXI4. See <i>Locked accesses</i> on page A7-95.
	ARCACHE	Master	Memory type. This signal indicates how transactions are required to progress through a system. See <i>Memory types</i> on page A4-65.
	ARPROT	Master	Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. See <i>Access permissions</i> on page A4-71.
	ARQOS	Master	Quality of Service, QoS. QoS identifier sent for each read transaction. Implemented only in AXI4. See QoS signaling on page A8-98.
	ARREGION	Master	Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces. Implemented only in AXI4. See <i>Multiple region signaling</i> on page A8-99.
	ARUSER	Master	User signal. Optional User-defined signal in the read address channel. Supported only in AXIA See User defined signaling on page A8, 100
CORE	ARVALID	Master	Read address valid. This signal indicates that the channel is signaling valid read address and control information. See <i>Channel handshake signals</i> on page A3-38.
3 3 1 1 2	ARREADY	Slave	Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals. See <i>Channel handshake signals</i> on page A3-38.
9/15/25			

Write Response

Table A2-4 Write response channel signals

	Signal	Source	Description
	BID	Slave	Response ID tag. This signal is the ID tag of the write response. See <i>Transaction ID</i> on page A5-77.
Payload	BRESP	Slave	Write response. This signal indicates the status of the write transaction. See <i>Read and write response structure</i> on page A3-54.
	BUSER	Slave	User signal. Optional User-defined signal in the write response channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.
CORE	BVALID	Slave	Write response valid. This signal indicates that the channel is signaling a valid write response. See <i>Channel handshake signals</i> on page A3-38.
	BREADY	Master	Response ready. This signal indicates that the master can accept a write response. See <i>Channel handshake signals</i> on page A3-38.

	Signal	Source	Description
	AWID	Master	Write address ID. This signal is the identification tag for the write address group of signals. See <i>Transaction ID</i> on page A5-77.
Payload	AWADDR	Master	Write address. The write address gives the address of the first transfer in a write burst transaction. See <i>Address structure</i> on page A3-44.
	AWLEN	Master	Burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. This changes between AXI3 and AXI4. See <i>Burst length</i> on page A3-44.
	AWSIZE	Master	Burst size. This signal indicates the size of each transfer in the burst. See <i>Burst size</i> on page A3-45.
	AWBURST	Master	Burst type. The burst type and the size information, determine how the address for each transfer within the burst is calculated. See <i>Burst type</i> on page A3-45.
	AWLOCK	Master	Lock type. Provides additional information about the atomic characteristics of the transfer. This changes between AXI3 and AXI4. See <i>Locked accesses</i> on page A7-95.
	AWCACHE	Master	Memory type. This signal indicates how transactions are required to progress through a system. See <i>Memory types</i> on page A4-65.
	AWPROT	Master	Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. See <i>Access permissions</i> on page A4-71.
	AWQOS	Master	Quality of Service, QoS. The QoS identifier sent for each write transaction. Implemented only in AXI4. See QoS signaling on page A8-98.
	AWREGION	Master	Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces. Implemented only in AXI4. See <i>Multiple region signaling</i> on page A8-99.
	AWUSER	Master	User signal. Optional User-defined signal in the write address channel. Supported only in AXI4. See <i>User-defined signaling</i> on page A8-100.
2275	AWVALID	Master	Write address valid. This signal indicates that the channel is signaling valid write address and control information. See <i>Channel handshake signals</i> on page A3-38.
CORE 0/15/25	AWREADY	Slave	Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals. See <i>Channel handshake signals</i> on page A3-38.

Generalized Transaction

 All Channel Interactions follow same high-level structure

Sending One "beat" of data (one clock-cycle of data)

Keep in mind this could be 64 parallel wires of 1's and 0's of info or 8 bytes for example...
Or it could be something else

Transaction channel	Handshake pair
Write address channel	AWVALID, AWREADY
Write data channel	WVALID, WREADY
Write response channel	BVALID, BREADY
Read address channel	ARVALID, ARREADY
Read data channel	RVALID, RREADY

Table A3-1 Transaction channel handshake pairs




Figure A3-2 VALID before READY handshake

Generalized Transaction

 All Channel Interactions follow same high-level structure

Sending One "beat" of data (one clock-cycle of data)

Keep in mind this could be 64 parallel wires of 1's and 0's of info or 8 bytes for example...
Or it could be something else

Transaction channel	Handshake pair		
Write address channel	AWVALID, AWREADY		
Write data channel	WVALID, WREADY		
Write response channel	BVALID, BREADY		
Read address channel	ARVALID, ARREADY		
Read data channel	RVALID, RREADY		

Table A3-1 Transaction channel handshake pairs




Figure A3-3 READY before VALID handshake

Generalized Transaction

 All Channel Interactions follow same high-level structure

Sending One "beat" of data (one clock-cycle of data)

Keep in mind this could be 64 parallel wires of 1's and 0's of info or 8 bytes for example...
Or it could be something else

Transaction channel Handshake pair

Write address channel AWVALID, AWREADY

Write data channel WVALID, WREADY

Write response channel BVALID, BREADY

Read address channel ARVALID, ARREADY

RVALID, RREADY

Table A3-1 Transaction channel handshake pairs




Figure A3-4 VALID with READY handshake

Read data channel

Other Things to Keep in Mind


- the VALID signal of the AXI interface sending information must not be dependent on the READY signal of the AXI interface receiving that information
- an AXI interface that is receiving information can wait until it detects a VALID signal before it asserts its corresponding READY signal.
- Fail to Follow these rules and could have devices wait infinitely.
 - Like when two people keep going "no, after you at a door"

And Up to All Five AXI channels can come from one device

- While operating independently at their individual transaction level, they can then report to the larger module to provide overall interfaces
- Example:
 - The slave device receives address on write channel address
 - The write data channel then becomes active and knows where to point incoming data
 - The response channel then opens and does its thing
 - And so on
- Hierarchy of Control/Design


And you Can Use AXI to Interface with Tons of things!

Connecting a FIR (from a Xilinx IP) to the FFT module




And you Can Use AXI to Interface with Tons of things!

Creating a AXI-controlled joe6 module that I can then call from Python



And you Can Use AXI to Interface with Tons of things!



The AXI Interfaces on the Zynq Enable PS to PL communication effectively

Interface Name	Interface Description	Master	Slave
M_AXI_GP0		PS	PL
M_AXI_GP1	General Purpose (AXI_GP)	PS	PL
S_AXI_GP0		PL	PS
S_AXI_GP1	General Purpose (AXI_GP)	PL	PS
S_AXI_ACP	Accelerator Coherency Port (ACP), cache coherent transaction	PL	PS
S_AXI_HP0	High Performance Ports (AXI_HP) with	PL	PS
S_AXI_HP1	read/write FIFOs.	PL	PS
S_AXI_HP2	(Note that AXI_HP interfaces are sometimes referred to as AXI Fifo Interfaces, or AFIs).	PL	PS
S_AXI_HP3	Telefred to as 11711 The interfaces, of 1111s).	PL	PS

Master/Slave refers to who controls/initiates comms on that bus that bus

General Purpose/Performance "GP" AXI Ports

- 32 bits in size
- Maximum flexibility
- Allow register access from:
 - PS to PL
 - PL to PS

High Performance "HP" AXI Ports

- Can be 32 or 64 bits wide (or variable between, but avoid)
- Maximum bandwidth access to external memory and on-chip-memory (OCM)
- When use all four HP ports at 64 bits, you can outpace ability to write to DDR and OCM bandwidths!
 - HP Ports: 4 * 64 bits * 150 MHz * 2 = **9.6 GByte/sec**
 - external DDR: 1 * 32 bits * 1066 MHz * 2 = 4.3 GByte/sec
 - OCM: 64 bits * 222 MHz * 2 = 3.5 GByte/sec
- Optimized for large burst lengths

How it is Laid Out




Figure 2.9: The structure of AXI interconnects and interfaces connecting the PS and PL

From The Zynq Book

Complexity


- In terms of wires and options, Full-AXI is the most complex
- AXI-LITE has a lot less options (single data beat so all the supplemental stuff that specifies burst characteristics gets skipped)
- AXI-STREAM has even less...basically a high-speed write channel (Few options), but often needs that extra TLAST signal

Full-AXI4

AXI-LITE

AXI-STREAM





- "AMBA® AXITM and ACETM Protocol Specification", ARM 2011
- "The Zynq Book", L.H. Crockett, R.A. Elliot, M.A. Enderwitz, and R.W. Stewart, University of Glasgow
- "Building Zynq Accelerators with Vivado High Level Synthesis"
 Xilinx Technical Note
- Some material from ECE699 Spring 2016 https://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S1 6/

Crack open the AXI spec sheet with a few data sheets for some Xilinx IP cores (like the CORDIC, FFT, etc...) and you should be able to start making sense of it.