

# 6.S965

# Digital Systems Laboratory II



## Lecture 12

# Administrative

- Last Lecture
- Finish Week 6's material (the RFSoc stuff) by Friday please.
- Then projects (we'll be having meetings)


# Left off in last lecture...

- Wrote a skid buffer and then were trying to test it with a variety of inputs,
- But also get a sense of how well we were testing it



# Cocotb Coverage

- Cocotb variant Library
- Provides some structure and tracking for coverage




# CoverPoint and CoverCross and Cover... Group/Section

```
SC = coverage_section (  
  CoverPoint("top.st.state",  
            xf=lambda s, ns: s,  
            bins=['EMPTY', 'BUSY', 'FULL']  
            ),  
  CoverPoint("top.st.next_state",  
            xf=lambda s, ns: ns,  
            bins=['EMPTY', 'BUSY', 'FULL']  
            ),  
  CoverCross("top.st.state.cross",  
            items=["top.st.state", "top.st.next_state"],  
            )  
)
```

- We started to classify existence into various bins of coverage. Each dimension was called a Coverpoint
- We started to lump them together.
- We at first looked at how well we were testing the FSM portion of the skid buffer and its state transitions

# Results


- The FSM was in all of its states pretty regularly during the test



```
top : <cocotb_coverage.coverage.CoverItem object at 0x1029911e0>, coverage=13, size=15
top.st : <cocotb_coverage.coverage.CoverItem object at 0x10213d3c0>, coverage=13, size=15
top.st.next_state : <cocotb_coverage.coverage.CoverPoint object at 0x102991390>, coverage=3, size=3
  BIN EMPTY : 212
  BIN BUSY : 152
  BIN FULL : 307
top.st.state : <cocotb_coverage.coverage.CoverPoint object at 0x10213d390>, coverage=12, size=12
  BIN EMPTY : 212
  BIN BUSY : 152
  BIN FULL : 307
top.st.state.cross : <cocotb_coverage.coverage.CoverCross object at 0x10213d360>, coverage=7, size=9
  BIN ('EMPTY', 'EMPTY') : 165
  BIN ('EMPTY', 'BUSY') : 47
  BIN ('EMPTY', 'FULL') : 0
  BIN ('BUSY', 'EMPTY') : 47
  BIN ('BUSY', 'BUSY') : 103
  BIN ('BUSY', 'FULL') : 2
  BIN ('FULL', 'EMPTY') : 0
  BIN ('FULL', 'BUSY') : 2
  BIN ('FULL', 'FULL') : 305
test_a passed
```

# Results

- The FSM was in all of its states pretty regularly during the test



```
top.st.state.cross : <cocotb_coverage.coverage.CoverCross object at 0x10213d360>, coverage=7, size=9
BIN ('EMPTY', 'EMPTY') : 165
BIN ('EMPTY', 'BUSY') : 47
BIN ('EMPTY', 'FULL') : 0
BIN ('BUSY', 'EMPTY') : 47
BIN ('BUSY', 'BUSY') : 103
BIN ('BUSY', 'FULL') : 2
BIN ('FULL', 'EMPTY') : 0
BIN ('FULL', 'BUSY') : 2
BIN ('FULL', 'FULL') : 305
```

test\_a passed

# If you know things shouldn't happen

*ignore\_bins*

```
SC = coverage_section (  
  CoverPoint("top.st.state",  
    xf=lambda s, ns: s,  
    bins=['EMPTY', 'BUSY', 'FULL']  
  ),  
  CoverPoint("top.st.next_state",  
    xf=lambda s, ns: ns,  
    bins=['EMPTY', 'BUSY', 'FULL']  
  ),  
  CoverCross("top.st.state.cross",  
    items=["top.st.state", "top.st.next_state"],  
    ign_bins=[('FULL', 'EMPTY'), ('EMPTY', 'FULL')])  
)
```



# Can now target 100% coverage

- If you can prove through some mechanism or another which bins should be reachable and which are false or unachievable, then you can view your coverage more as a milestone


nice

```
top.st : <cocotb_coverage.coverage.CoverItem object at 0x105f2a260>, coverage=13, size=13
top.st.next_state : <cocotb_coverage.coverage.CoverPoint object at 0x1068855d0>, coverage=3, size=3
  BIN EMPTY : 9365
  BIN BUSY : 307
  BIN FULL : 328
top.st.state : <cocotb_coverage.coverage.CoverPoint object at 0x105f2a230>, coverage=10, size=10
  BIN EMPTY : 9365
  BIN BUSY : 307
  BIN FULL : 328
top.st.state.cross : <cocotb_coverage.coverage.CoverCross object at 0x106885690>, coverage=7, size=7
  BIN ('EMPTY', 'EMPTY') : 9343
  BIN ('EMPTY', 'BUSY') : 22
  BIN ('BUSY', 'EMPTY') : 22
  BIN ('BUSY', 'BUSY') : 247
  BIN ('BUSY', 'FULL') : 38
  BIN ('FULL', 'BUSY') : 38
  BIN ('FULL', 'FULL') : 290
```

*Different tests but still you can see we got 100% coverage*

# Further Pushing on this System

*This simple FSM description...glossed over the potential complexity of the implementation: 3 states, each connected to 2 signals (valid/ready) per interface, for a total of 16 possible transitions out of each state, or 48 possible state transitions total.*



# So let's do state and input

- Come up with STS covergroup (State and Signals)
- I want to look at the different states of my module as well as its exposure to different signal combinations on both S00 and M00 side

```
STS = coverage_section(  
    CoverPoint("top.st_sig.state",  
              xf=lambda state,sig: state,  
              bins=['EMPTY', 'BUSY', 'FULL']  
            ),  
    CoverPoint("top.st_sig.s00_tvalid",  
              xf=lambda state,sig: sig.get('s00_tvalid'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.s00_tready",  
              xf=lambda state,sig: sig.get('s00_tready'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.m00_tvalid",  
              xf=lambda state,sig: sig.get('m00_tvalid'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.m00_tready",  
              xf=lambda state,sig: sig.get('m00_tready'),  
              bins=[True, False]  
            ),  
    CoverCross("top.st_sig.cross",  
              items=[ "top.st_sig.state",  
                    "top.st_sig.s00_tvalid",  
                    "top.st_sig.s00_tready",  
                    "top.st_sig.m00_tvalid",  
                    "top.st_sig.m00_tready"]  
            )  
)
```

# Just Start Throwing Stuff at it...

- Depart for a moment and just start using random numbers to set values on these four lines and see what patterns emerge

```
def rando_assign(signal, size):  
    if random.random() > 0.5:  
        signal.value = random.randint(0, 2**size-1)  
    else:  
        signal.value = 0
```

```
for x in range(1000):  
    await FallingEdge(dut.s00_axis_aclk)  
    rando_assign(dut.s00_axis_tvalid, 1)  
    rando_assign(dut.s00_axis_tlast, 1)  
    rando_assign(dut.s00_axis_tdata, 32)  
    rando_assign(dut.m00_axis_tready, 1)
```

# Resulting Waveform




# Results

- It does seem to have some “coverage” of the input space
- but how much of that is relevant or not relevant.

```
top.st_sig : <Cocotb_coverage.coverage.CoverItem object at 0x106ce9b40>, coverage=23, size=59
top.st_sig.cross : <Cocotb_coverage.coverage.CoverCross object at 0x106cea200>, coverage=12, size=48
BIN ('EMPTY', True, True, True, True) : 0
BIN ('EMPTY', True, True, True, False) : 0
BIN ('EMPTY', True, True, False, True) : 178
BIN ('EMPTY', True, True, False, False) : 541
BIN ('EMPTY', True, False, True, True) : 0
BIN ('EMPTY', True, False, True, False) : 0
BIN ('EMPTY', True, False, False, True) : 0
BIN ('EMPTY', True, False, False, False) : 0
BIN ('EMPTY', False, True, True, True) : 0
BIN ('EMPTY', False, True, True, False) : 0
BIN ('EMPTY', False, True, False, True) : 854
BIN ('EMPTY', False, True, False, False) : 1645
BIN ('EMPTY', False, False, True, True) : 0
BIN ('EMPTY', False, False, True, False) : 0
BIN ('EMPTY', False, False, False, True) : 0
BIN ('EMPTY', False, False, False, False) : 0
BIN ('BUSY', True, True, True, True) : 233
BIN ('BUSY', True, True, True, False) : 761
BIN ('BUSY', True, True, False, True) : 0
BIN ('BUSY', True, True, False, False) : 0
BIN ('BUSY', True, False, True, True) : 0
BIN ('BUSY', True, False, True, False) : 0
BIN ('BUSY', True, False, False, True) : 0
BIN ('BUSY', True, False, False, False) : 0
BIN ('BUSY', False, True, True, True) : 719
BIN ('BUSY', False, True, True, False) : 2335
BIN ('BUSY', False, True, False, True) : 0
BIN ('BUSY', False, True, False, False) : 0
BIN ('BUSY', False, False, True, True) : 0
BIN ('BUSY', False, False, True, False) : 0
BIN ('BUSY', False, False, False, True) : 0
BIN ('BUSY', False, False, False, False) : 0
BIN ('FULL', True, True, True, True) : 0
BIN ('FULL', True, True, True, False) : 0
BIN ('FULL', True, True, False, True) : 0
BIN ('FULL', True, True, False, False) : 0
BIN ('FULL', True, False, True, True) : 190
BIN ('FULL', True, False, True, False) : 563
BIN ('FULL', True, False, False, True) : 0
BIN ('FULL', True, False, False, False) : 0
BIN ('FULL', False, True, True, True) : 0
BIN ('FULL', False, True, True, False) : 0
BIN ('FULL', False, True, False, True) : 0
BIN ('FULL', False, True, False, False) : 0
BIN ('FULL', False, False, True, True) : 571
BIN ('FULL', False, False, True, False) : 1711
BIN ('FULL', False, False, False, True) : 0
BIN ('FULL', False, False, False, False) : 0
```

# At the naïve level...

- Yes there are 48 possible state transitions and things, but as Jordan confidently pointed out on Monday, the state controls some of these signals, so that seems maybe a little excessive.



# Change the Crosses

- There's likely no reason (at least at this point) to have the signals on both sides mixed together in one large coverage cross

*Only cross the state and values at each interface*

```
STS = coverage_section(  
    CoverPoint("top.st_sig.state",  
              xf=lambda state,sig: state,  
              bins=['EMPTY', 'BUSY', 'FULL']  
            ),  
    CoverPoint("top.st_sig.s00_tvalid",  
              xf=lambda state,sig: sig.get('s00_tvalid'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.s00_tready",  
              xf=lambda state,sig: sig.get('s00_tready'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.m00_tvalid",  
              xf=lambda state,sig: sig.get('m00_tvalid'),  
              bins=[True, False]  
            ),  
    CoverPoint("top.st_sig.m00_tready",  
              xf=lambda state,sig: sig.get('m00_tready'),  
              bins=[True, False]  
            ),  
    CoverCross("top.st_sig.scross",  
              items=[ "top.st_sig.state",  
                    "top.st_sig.s00_tvalid",  
                    "top.st_sig.s00_tready"  
                ]  
            ),  
    CoverCross("top.st_sig.mcross",  
              items=[ "top.st_sig.state",  
                    "top.st_sig.m00_tvalid",  
                    "top.st_sig.m00_tready"  
                ]  
            )  
)
```



# Result

## Slave Cross:

(STATE, VALID, READY)


```
top.st_sig.scross : <cocotb_coverage.coverage.CoverCross object at 0x103275810>, coverage=6, size=12
  BIN ('EMPTY', True, True) : 11
  BIN ('EMPTY', True, False) : 0
  BIN ('EMPTY', False, True) : 711
  BIN ('EMPTY', False, False) : 0
  BIN ('BUSY', True, True) : 103
  BIN ('BUSY', True, False) : 0
  BIN ('BUSY', False, True) : 35
  BIN ('BUSY', False, False) : 0
  BIN ('FULL', True, True) : 0
  BIN ('FULL', True, False) : 129
  BIN ('FULL', False, True) : 0
  BIN ('FULL', False, False) : 12
```

## Master Cross:

(STATE, VALID, READY)

```
top.st_sig.ncross : <cocotb_coverage.coverage.CoverCross object at 0x103276350>, coverage=6, size=12
  BIN ('EMPTY', True, True) : 0
  BIN ('EMPTY', True, False) : 0
  BIN ('EMPTY', False, True) : 485
  BIN ('EMPTY', False, False) : 237
  BIN ('BUSY', True, True) : 67
  BIN ('BUSY', True, False) : 71
  BIN ('BUSY', False, True) : 0
  BIN ('BUSY', False, False) : 0
  BIN ('FULL', True, True) : 47
  BIN ('FULL', True, False) : 94
  BIN ('FULL', False, True) : 0
  BIN ('FULL', False, False) : 0
```

# Look at our design



- Some of these cross values should not be achieved :
  - s00\_axis\_tready never 0 in EMPTY
  - m00\_axis\_tvalid never 0 in FULL

```
53 always_ff @(posedge s00_axis_aclck) begin
54   if (~s00_axis_aresetn)begin
55     s00_axis_tready <= 1; //on reset set to 1 (ready for data)
56     state <= EMPTY;
57     m00_axis_tvalid <= 0; //on reset set to 0 (assume have no data)
58   end else begin
59     case (state)
60     EMPTY: begin
61       state <= load? BUSY :EMPTY;
62       m00_axis_tvalid <= load?1 :0;
63       s00_axis_tready <= 1;
64     end
65     BUSY: begin
66       state <= unload?EMPTY:fill?FULL :BUSY;
67       s00_axis_tready <= unload?1 :fill?0 :1;
68       m00_axis_tvalid <= unload?0 :fill?1 :1; //na
69     end
70     FULL: begin
71       state <= flush? BUSY :FULL;
72       s00_axis_tready <= flush? 1 : 0;
73       m00_axis_tvalid <= 1;
74     end
75     default: begin
76       state <= EMPTY;
77     end
78   endcase
79 end
80 end
```

# Result

## Slave Cross:

Legit/Might Occur: 










Should Not Occur: 

*s00\_axis\_tready never 0 in EMPTY*

*m00\_axis\_tvalid never 0 in FULL*

(STATE, VALID, READY)

```
top.st_sig.scross : <cocotb_coverage.coverage.CoverCross object at 0x103275810>, coverage=6, size=12
```

```
 BIN ('EMPTY', True, True) : 11  
 BIN ('EMPTY', True, False) : 0  
 BIN ('EMPTY', False, True) : 711  
 BIN ('EMPTY', False, False) : 0  
 BIN ('BUSY', True, True) : 103  
 BIN ('BUSY', True, False) : 0  
  BIN ('BUSY', False, True) : 35  
 BIN ('BUSY', False, False) : 0  
  BIN ('FULL', True, True) : 0  
  BIN ('FULL', True, False) : 129  
 BIN ('FULL', False, True) : 0  
 BIN ('FULL', False, False) : 12
```

wtf


## Master Cross:

(STATE, VALID, READY)

```
top.st_sig.ncross : <cocotb_coverage.coverage.CoverCross object at 0x103276350>, coverage=6, size=12
```

```
BIN ('EMPTY', True, True) : 0  
BIN ('EMPTY', True, False) : 0  
BIN ('EMPTY', False, True) : 485  
BIN ('EMPTY', False, False) : 237  
BIN ('BUSY', True, True) : 67  
BIN ('BUSY', True, False) : 71  
BIN ('BUSY', False, True) : 0  
BIN ('BUSY', False, False) : 0  
BIN ('FULL', True, True) : 47  
BIN ('FULL', True, False) : 94  
BIN ('FULL', False, True) : 0  
BIN ('FULL', False, False) : 0
```

# Look at our design



- Some of these cross values should not be achieved :
  - s00\_axis\_tready never 0 **when was EMPTY**
  - m00\_axis\_tvalid never 0 **when was FULL**

```
53 always_ff @(posedge s00_axis_aclk) begin
54   if (~s00_axis_aresetn)begin
55     s00_axis_tready <= 1; //on reset set to 1 (ready for dat
56     state <= EMPTY;
57     m00_axis_tvalid <= 0; //on reset set to 0 (assume have n
58   end else begin
59     case (state)
60     EMPTY: begin
61       state <= load? BUSY :EMPTY;
62       m00_axis_tvalid <= load?1 :0;
63       s00_axis_tready <= 1;
64     end
65     BUSY: begin
66       state <= unload?EMPTY:fill?FULL :BUSY;
67       s00_axis_tready <= unload?1 :fill?0 :1;
68       m00_axis_tvalid <= unload?0 :fill?1 :1; //na
69     end
70     FULL: begin
71       state <= flush? BUSY :FULL;
72       s00_axis_tready <= flush? 1 : 0;
73       m00_axis_tvalid <= 1;
74     end
75     default: begin
76       state <= EMPTY;
77     end
78   endcase
79 end
80 end
```

# Should these be achievable?

Legit/Might Occur: ✓

Should Not Occur: ✗

## Slave Cross:

(OLD\_STATE, VALID, READY)

```
top.st_sig.scross : <cocotb_coverage.coverage.CoverCross object at 0x105555810>, coverage=10, size=12
✓ BIN ('EMPTY', True, True) : 15
✗ BIN ('EMPTY', True, False) : 0
✓ BIN ('EMPTY', False, True) : 815
✗ BIN ('EMPTY', False, False) : 0
✓ BIN ('BUSY', True, True) : 23
✓ BIN ('BUSY', True, False) : 29
✓ BIN ('BUSY', False, True) : 18
✓ BIN ('BUSY', False, False) : 4
✓ BIN ('FULL', True, True) : 29
✓ BIN ('FULL', True, False) : 53
✓ BIN ('FULL', False, True) : 4
✓ BIN ('FULL', False, False) : 11
```

*If I was previously EMPTY there's no way READY would be 0 now*

## Master Cross:

(OLD\_STATE, VALID, READY)

```
top.st_sig.mcross : <cocotb_coverage.coverage.CoverCross object at 0x105556350>, coverage=10, size=12
✓ BIN ('EMPTY', True, True) : 7
✓ BIN ('EMPTY', True, False) : 1
✓ BIN ('EMPTY', False, True) : 740
✓ BIN ('EMPTY', False, False) : 82
✓ BIN ('BUSY', True, True) : 20
✓ BIN ('BUSY', True, False) : 46
✓ BIN ('BUSY', False, True) : 3
✓ BIN ('BUSY', False, False) : 5
✓ BIN ('FULL', True, True) : 40
✓ BIN ('FULL', True, False) : 57
✗ BIN ('FULL', False, True) : 0
✗ BIN ('FULL', False, False) : 0
```

*If I was previously FULL there's no way VALID would be 0 now*

# Ignore those...

- Run again:

```
CoverCross("top.st_sig.scross",
           items=["top.st_sig.state",
                  "top.st_sig.s00_tvalid",
                  "top.st_sig.s00_tready"],
           ign_bins = [( 'EMPTY', True, False), ( 'EMPTY', False, False)]
           ),
CoverCross("top.st_sig.mcross",
           items=["top.st_sig.state",
                  "top.st_sig.m00_tvalid",
                  "top.st_sig.m00_tready"],
           ign_bins = [( 'FULL', False, True), ( 'FULL', False, False)]
           )
)
```

*Tests are doing  
100% of coverage  
now*

```
top.st_sig.mcross : <cocotb_coverage.coverage.CoverCross object at 0x1030ca350>, coverage=10, size=10
  BIN ('EMPTY', True, True) : 5
  BIN ('EMPTY', True, False) : 4
  BIN ('EMPTY', False, True) : 413
  BIN ('EMPTY', False, False) : 345
  BIN ('BUSY', True, True) : 34
  BIN ('BUSY', True, False) : 69
  BIN ('BUSY', False, True) : 5
  BIN ('BUSY', False, False) : 4
  BIN ('FULL', True, True) : 53
  BIN ('FULL', True, False) : 69
top.st_sig.s00_tready : <cocotb_coverage.coverage.CoverPoint object at 0x1030ca260>, coverage=2, size=2
  BIN True : 879
  BIN False : 122
top.st_sig.s00_tvalid : <cocotb_coverage.coverage.CoverPoint object at 0x1030c9c90>, coverage=2, size=2
  BIN True : 195
  BIN False : 806
top.st_sig.scross : <cocotb_coverage.coverage.CoverCross object at 0x1030ca2f0>, coverage=10, size=10
  BIN ('EMPTY', True, True) : 18
  BIN ('EMPTY', False, True) : 749
  BIN ('BUSY', True, True) : 34
  BIN ('BUSY', True, False) : 40
  BIN ('BUSY', False, True) : 32
  BIN ('BUSY', False, False) : 6
  BIN ('FULL', True, True) : 40
  BIN ('FULL', True, False) : 63
  BIN ('FULL', False, True) : 6
  BIN ('FULL', False, False) : 13
top.st_sig.state : <cocotb_coverage.coverage.CoverPoint object at 0x1030c9b40>, coverage=3, size=3
  BIN EMPTY : 767
  BIN BUSY : 112
  BIN FULL : 122
```

test\_a **passed**

# Another Big Issue

- AXI is about more than just the value at any point in time.
- As pointed out in class on Monday, AXI as a protocol has rules and those rules are inherently stateful.
- Just throwing random values at the busses with no regard for history/meaning could be wrong:
  - Giving it illegal values
  - Wasting cycles testing stuff that shouldn't be tested

# Generalized Transaction

- All Channel Interactions follow same high-level structure
- Data is handed off IF AND ONLY IF VALID and READY are high on the rising edge of the clock
- If that happens, both parties must realize that data transfer has happened

Keep in mind this could be 64 parallel wires of 1's and 0's of info or 8 bytes for example... Or it could be something else





Figure A3-4 VALID with READY handshake



# VALID then READY


- Valid can be high first
- Then ready can show up later
- Only when both are high is data exchanged



**Figure A3-2 VALID before READY handshake**

# READY then VALID


- Ready can be high first
- Then Valid can show up later
- Only when both are high is data exchanged



**Figure A3-3 READY before VALID handshake**

# READY WITH VALID


- Ready and Valid come high at the same time
- Totally allowed
- Data is exchanged on that clock edge




**Figure A3-4 VALID with READY handshake**

# IMPORTANT


- the **VALID** signal of the AXI interface sending information *must not be dependent* on the **READY** signal of the AXI interface receiving that information
  - an AXI interface that is receiving information *may* wait until it detects a **VALID** signal before it asserts its corresponding **READY** signal.
  - In other words **READY** can depend on **VALID**, but not the other way around.
- Once **VALID** is asserted, it cannot be deasserted until **READY** has also been asserted for at least one cycle



# Standard Testing Framework



# Our Current Testing Framework



```
async def set_ready(dut, val):  
    await FallingEdge(dut.s00_axis_aclk)  
    dut.m00_axis_tready = val
```

# Right now...

- Kind just fudging the ready signal, but really we should try to more intelligently probe this thing

```
@cocotb.test()
async def test_a(dut):
    """cocotb test for averager controller"""


    tester = SBTester(dut)
    tester.start()
    cocotb.start_soon(Clock(dut.s00_axis_aclk, 10, units="ns").start())
    cocotb.start_soon(state_monitor(dut))
    cocotb.start_soon(sts_monitor(dut))
    await set_ready(dut,1)
    await reset(dut.s00_axis_aclk, dut.s00_axis_aresetn,2,0)

    feed the driver:
    for i in range(50):
        data = {'type': 'single', "contents":{"data": random.randint(1,255),"last":
        tester.input_driver.append(data)
    #data = {'type': 'burst', "contents":{"data": np.array(20*[0]+[1]+30*[0]+[-2]
    data = {'type': 'burst', "contents":{"data": np.array(list(range(100)))}}
    tester.input_driver.append(data)

    await ClockCycles(dut.s00_axis_aclk, 50)
    await set_ready(dut,0)
    await ClockCycles(dut.s00_axis_aclk, 300)
    await set_ready(dut,1)
    await ClockCycles(dut.s00_axis_aclk, 10)
    await set_ready(dut,0)
    await ClockCycles(dut.s00_axis_aclk, 10)
    await set_ready(dut,1)
    await ClockCycles(dut.s00_axis_aclk, 300)
```




# Our Current Testing Framework




What we'd really like is something  
to coordinate

# Improved Testing Framework



# Protocol Tree



# So let's maybe rewrite our Driver

- Driver can now be for a Master or a Slave

```
class AXISDriver(BusDriver):
    def __init__(self, dut, name, clk, type='M'):
        self._signals = ['axis_tvalid', 'axis_tready', 'axis_tlast', 'axis_tdata', 'axis_tstrb']
        BusDriver.__init__(self, dut, name, clk)
        self.clock = clk
        self.type = type
        if self.type=="M": #set data, strb, last and valid)
            self.bus.axis_tdata.value = 0
            self.bus.axis_tstrb.value = 0
            self.bus.axis_tlast.value = 0
            self.bus.axis_tvalid.value = 0
        else: #must be slave (only set ready)
            self.bus.axis_tready.value = 0
```

# Add an output\_driver to our Tester class

```
class SBTester:
    """
    Checker of a Skid Buffer instance
    Args
    dut_entity: handle to an instance of skid_buffer
    """
    def __init__(self, dut_entity: SimHandleBase, debug=False):
        self.dut = dut_entity
        self.log = logging.getLogger("cocotb.tb")
        self.log.setLevel(logging.DEBUG)
        self.input_mon = AXISMonitor(self.dut, 's00', self.dut.s00_axis_aclk, callback=self.model)
        self.output_mon = AXISMonitor(self.dut, 'm00', self.dut.s00_axis_aclk)
        self.input_driver = AXISDriver(self.dut, 's00', self.dut.s00_axis_aclk, type='M')
        self.output_driver = AXISDriver(self.dut, 'm00', self.dut.s00_axis_aclk, type='S')
        self._checker = None
        self.calcs_sent = 0
        # Create a scoreboard on the stream_out bus
        self.expected_output = [] #contains list of expected outputs (Growing)
        self.scoreboard = Scoreboard(self.dut, fail_immediately=False)
        self.scoreboard.add_interface(self.output_mon, self.expected_output)
```

# Now feed in random, legal transactions to both the valid and ready side

```
@cocotb.test()
async def test_a(dut):
    """cocotb test for averager controller"""

    tester = SBTester(dut)
    tester.start()
    cocotb.start_soon(Clock(dut.s00_axis_aclk, 10, units="ns").start())
    cocotb.start_soon(state_monitor(dut))
    cocotb.start_soon(sts_monitor(dut))
    cocotb.start_soon(os_monitor(dut))
    #await set_ready(dut,1)
    await reset(dut.s00_axis_aclk, dut.s00_axis_aresetn,2,0)

    #feed the M driver:
    for i in range(100):
        wtype = 'write' if random.random()<0.5 else 'no_write'
        duration = random.randint(0,100)
        tlast = random.random()>0.5
        length = random.randint(1,10)
        data = [random.randint(0,65535) for i in range(length)]
        w_data = {'type':wtype, "duration":duration, "contents":{"data": data},"tlast":tlast}
        tester.input_driver.append(w_data)

    for i in range(1000):
        rtype = 'read' if random.random()<0.5 else 'no_read'
        immediate = random.random()<0.5
        duration = random.randint(0,2)
        wait_duration = random.randint(0,3)
        r_data = {'type':rtype, "immediate": immediate, "wait_duration":wait_duration, "duration":duration}
        tester.output_driver.append(r_data)

    data = {'type':'read', "immediate": True, "wait_duration":0, "duration":500} #just to empty it
    tester.output_driver.append(data)
```

# Make a New “higher level” Cover section

- This one will track cycle-to-cycle transitions of the valid and ready signals on both ports
- No reason to combine the two ports really...there's nothing about the spec anyways

```
OS = coverage_section(  
  CoverPoint("top.os.s00_tvalid",  
    xf=lambda sig: sig.get('s00_tvalid'),  
    bins=['V:0->0', 'V:0->1', 'V:1->0', 'V:1->1']  
  ),  
  CoverPoint("top.os.s00_tready",  
    xf=lambda sig: sig.get('s00_tready'),  
    bins=['R:0->0', 'R:0->1', 'R:1->0', 'R:1->1']  
  ),  
  CoverPoint("top.os.m00_tvalid",  
    xf=lambda sig: sig.get('m00_tvalid'),  
    bins=['V:0->0', 'V:0->1', 'V:1->0', 'V:1->1']  
  ),  
  CoverPoint("top.os.m00_tready",  
    xf=lambda sig: sig.get('m00_tready'),  
    bins=['R:0->0', 'R:0->1', 'R:1->0', 'R:1->1']  
  ),  
  CoverCross("top.os.s_cross",  
    items=[ "top.os.s00_tvalid",  
            "top.os.s00_tready"  
    ],  
  ),  
  CoverCross("top.os.m_cross",  
    items=[ "top.os.m00_tvalid",  
            "top.os.m00_tready"  
    ],  
  )  
)
```



# Make support functions


- Track and Label transitions of all four signals over time.

```
async def os_monitor(dut):
    read_only = ReadOnly()
    falling_edge = FallingEdge(dut.s00_axis_aclk)
    rising_edge = RisingEdge(dut.s00_axis_aclk)
    await read_only
    olds = get_rv(dut)
    while True:
        await falling_edge #when module would change
        await read_only
        news = get_rv(dut)
        sig = {}
        for i in ['s00_tvalid', 's00_tready', 'm00_tvalid', 'm00_tready']:
            if 'v' in i:
                sig[i] = 'V:' + match(olds[i], news[i])
            else:
                sig[i] = 'R:' + match(olds[i], news[i])
        os_sampling_function(sig)
        olds = news # remember for future compare
```

```
def get_rv(dut):
    return {'s00_tvalid': dut.s00_axis_tvalid.value,
            's00_tready': dut.s00_axis_tready.value,
            'm00_tvalid': dut.m00_axis_tvalid.value,
            'm00_tready': dut.m00_axis_tready.value}
```

```
def match(old, new):
    outstr = ''
    if old:
        outstr += '1'
    else:
        outstr += '0'
    outstr += '->'
    if new:
        outstr += '1'
    else:
        outstr += '0'
    return outstr
```

# Run it



# Run it and you get...

```
top.os.s_cross : <cocotb_coverage.coverage.CoverCross object at 0x1068863b0>, coverage=10, size=16
  BIN ('V:0->0', 'R:0->0') : 10
  BIN ('V:0->0', 'R:0->1') : 3
  BIN ('V:0->0', 'R:1->0') : 0
  BIN ('V:0->0', 'R:1->1') : 9372
  BIN ('V:0->1', 'R:0->0') : 0
  BIN ('V:0->1', 'R:0->1') : 0
  BIN ('V:0->1', 'R:1->0') : 0
  BIN ('V:0->1', 'R:1->1') : 22
  BIN ('V:1->0', 'R:0->0') : 0
  BIN ('V:1->0', 'R:0->1') : 0
  BIN ('V:1->0', 'R:1->0') : 3
  BIN ('V:1->0', 'R:1->1') : 19
  BIN ('V:1->1', 'R:0->0') : 280
  BIN ('V:1->1', 'R:0->1') : 35
  BIN ('V:1->1', 'R:1->0') : 35
  BIN ('V:1->1', 'R:1->1') : 222
```

```
top.os.n_cross : <cocotb_coverage.coverage.CoverCross object at 0x106886710>, coverage=12, size=16
  BIN ('V:0->0', 'R:0->0') : 550
  BIN ('V:0->0', 'R:0->1') : 1
  BIN ('V:0->0', 'R:1->0') : 1
  BIN ('V:0->0', 'R:1->1') : 8792
  BIN ('V:0->1', 'R:0->0') : 3
  BIN ('V:0->1', 'R:0->1') : 0
  BIN ('V:0->1', 'R:1->0') : 0
  BIN ('V:0->1', 'R:1->1') : 19
  BIN ('V:1->0', 'R:0->0') : 0
  BIN ('V:1->0', 'R:0->1') : 0
  BIN ('V:1->0', 'R:1->0') : 2
  BIN ('V:1->0', 'R:1->1') : 20
  BIN ('V:1->1', 'R:0->0') : 316
  BIN ('V:1->1', 'R:0->1') : 40
  BIN ('V:1->1', 'R:1->0') : 37
  BIN ('V:1->1', 'R:1->1') : 220
```

# Let's Consider Slave Side

Legit/Might Occur: ✓

Should Not Occur: ⚡

*Both these are situations where the Valid is de-asserting before a handshake occurred*

```
top.os.s_cross : <cocotb_coverage.cove
✓ BIN ('V:0->0', 'R:0->0') : 10
✓ BIN ('V:0->0', 'R:0->1') : 3
✓ BIN ('V:0->0', 'R:1->0') : 0
✓ BIN ('V:0->0', 'R:1->1') : 9372
✓ BIN ('V:0->1', 'R:0->0') : 0
✓ BIN ('V:0->1', 'R:0->1') : 0
✓ BIN ('V:0->1', 'R:1->0') : 0
✓ BIN ('V:0->1', 'R:1->1') : 22
⚡ BIN ('V:1->0', 'R:0->0') : 0
⚡ BIN ('V:1->0', 'R:0->1') : 0
✓ BIN ('V:1->0', 'R:1->0') : 3
✓ BIN ('V:1->0', 'R:1->1') : 19
✓ BIN ('V:1->1', 'R:0->0') : 280
✓ BIN ('V:1->1', 'R:0->1') : 35
✓ BIN ('V:1->1', 'R:1->0') : 35
✓ BIN ('V:1->1', 'R:1->1') : 222
```

# So what should we be concerned about?

Legit/Might Occur: ✓

Should Not Occur: ⚡

```
top.os.s_cross : <cocotb_coverage.cove
✓ BIN ('V:0->0', 'R:0->0') : 10
✓ BIN ('V:0->0', 'R:0->1') : 3
✓ BIN ('V:0->0', 'R:1->0') : 0 !!
✓ BIN ('V:0->0', 'R:1->1') : 9372
✓ BIN ('V:0->1', 'R:0->0') : 0 !!
✓ BIN ('V:0->1', 'R:0->1') : 0 !!
✓ BIN ('V:0->1', 'R:1->0') : 0 !!
✓ BIN ('V:0->1', 'R:1->1') : 22
⚡ BIN ('V:1->0', 'R:0->0') : 0
⚡ BIN ('V:1->0', 'R:0->1') : 0
✓ BIN ('V:1->0', 'R:1->0') : 3
✓ BIN ('V:1->0', 'R:1->1') : 19
✓ BIN ('V:1->1', 'R:0->0') : 280
✓ BIN ('V:1->1', 'R:0->1') : 35
✓ BIN ('V:1->1', 'R:1->0') : 35
✓ BIN ('V:1->1', 'R:1->1') : 222
```

# Similarly on Master Side:

Legit/Might Occur: ✓

Should Not Occur: ✗

```
top.os.n_cross : <cocotb_coverage.coverage>
✓ BIN ('V:0->0', 'R:0->0') : 550
✓ BIN ('V:0->0', 'R:0->1') : 1
✓ BIN ('V:0->0', 'R:1->0') : 1
✓ BIN ('V:0->0', 'R:1->1') : 8792
✓ BIN ('V:0->1', 'R:0->0') : 3
✓ BIN ('V:0->1', 'R:0->1') : 0!!!
✓ BIN ('V:0->1', 'R:1->0') : 0!!!
✓ BIN ('V:0->1', 'R:1->1') : 19
✗ BIN ('V:1->0', 'R:0->0') : 0
✗ BIN ('V:1->0', 'R:0->1') : 0
✓ BIN ('V:1->0', 'R:1->0') : 2
✓ BIN ('V:1->0', 'R:1->1') : 20
✓ BIN ('V:1->1', 'R:0->0') : 316
✓ BIN ('V:1->1', 'R:0->1') : 40
✓ BIN ('V:1->1', 'R:1->0') : 37
✓ BIN ('V:1->1', 'R:1->1') : 220
```

*This is actually pretty reassuring since our DUT would be the device that would actually be causing these violations*

# Conclusions?

*So probably more read  
toggling in our testbench  
would be good to be honest.*

```
top.os.s_cross : <cocotb_coverage.cove
✓ BIN ('V:0->0', 'R:0->0') : 10
✓ BIN ('V:0->0', 'R:0->1') : 3
✓ BIN ('V:0->0', 'R:1->0') : 0 !!
✓ BIN ('V:0->0', 'R:1->1') : 9372
✓ BIN ('V:0->1', 'R:0->0') : 0 !!
✓ BIN ('V:0->1', 'R:0->1') : 0 !!
✓ BIN ('V:0->1', 'R:1->0') : 0 !!
✓ BIN ('V:0->1', 'R:1->1') : 22
⊘ BIN ('V:1->0', 'R:0->0') : 0
⊘ BIN ('V:1->0', 'R:0->1') : 0
✓ BIN ('V:1->0', 'R:1->0') : 3
✓ BIN ('V:1->0', 'R:1->1') : 19
✓ BIN ('V:1->1', 'R:0->0') : 280
✓ BIN ('V:1->1', 'R:0->1') : 35
✓ BIN ('V:1->1', 'R:1->0') : 35
✓ BIN ('V:1->1', 'R:1->1') : 222
```

```
top.os.m_cross : <cocotb_coverage.cove
✓ BIN ('V:0->0', 'R:0->0') : 550
✓ BIN ('V:0->0', 'R:0->1') : 1
✓ BIN ('V:0->0', 'R:1->0') : 1
✓ BIN ('V:0->0', 'R:1->1') : 8792
✓ BIN ('V:0->1', 'R:0->0') : 3
✓ BIN ('V:0->1', 'R:0->1') : 0 !!
✓ BIN ('V:0->1', 'R:1->0') : 0 !!
✓ BIN ('V:0->1', 'R:1->1') : 19
⊘ BIN ('V:1->0', 'R:0->0') : 0
⊘ BIN ('V:1->0', 'R:0->1') : 0
✓ BIN ('V:1->0', 'R:1->0') : 2
✓ BIN ('V:1->0', 'R:1->1') : 20
✓ BIN ('V:1->1', 'R:0->0') : 316
✓ BIN ('V:1->1', 'R:0->1') : 40
✓ BIN ('V:1->1', 'R:1->0') : 37
✓ BIN ('V:1->1', 'R:1->1') : 220
```