6.S965 Digital Systems Laboratory II

Lecture 4:

Signal Processing I

September 16, 2024

Administrative

- No lecture next Monday on 9/23/2024. I will post some readings though.
- No office hours this week on Friday from me (9/20/204
- Week 03 will still come out this upcoming Friday:
 - DMA, FIR Filter, additional structure in testbenching/verification
- Week 02 stuff is out:
 - More Cocotb
 - More Pynq:
 - Update to the code on the site for last part...

Week 2 Lab: AXI-Lite Packager Broke

- Still not sure *what* broke going from 2023.2 to 2024.1
- Didn't have enough time over the weekend to figure it out
- The new source for AXI Lite mentions burst mode...not sure if that's a typo or indicative of something else weird.
- Also incompletely specifies read logic compared to <2024.1

Variants

• I think there's a bug in their READY implementation

Not-working (2024.1)

▶ } } + → □ (0 = = 5 C			► ► ► ► \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	∎ ∎ 5 ⊄		
S_AXI_ARVALID				S_AXI_ARREADY			
5_AXI_AWADDR [4:0]	ZZ 00	94		S_AXI_ARVALID			
_AXI_AWPROT [2:0]	z 0			S_AXI_AWADDR [4:0]	(zz)00	X 84	
_AXI_AWREADY				S_AXI_AWPROT [2:0]	(z)0		
_AXI_AWVALID				S_AXI_AWREADY		<u>_</u>	
AXI_BREADY				S_AXI_AWVALID			
AXI_BRESP [1:0]	X (0			S_AXI_BREADY			
AXI_BVALID				S_AXI_BRESP [1:0]	X 0		
AXI_RDATA [31:0]	xx	X0000000x	06600006	S_AXI_BVALID			
_AXI_RREADY				S_AXI_RDATA [31:0]	(xx) 00000000		
AXI_RRESP [1:0]	× 0			S_AXI_RREADY			
AXI_RVALID				S_AXI_RRESP [1:0]	× 0		
AXI_WDATA [31:0]	ZZZZZZZZ 086600005	08666006		S_AXI_RVALID			
AXI_WREADY				S_AXI_WDATA [31:0]	ZZZZZZZZ 0000005	00000006	
_AXI_WSTRB [3:0]	z f			S_AXI_WREADY			
AXI_WVALID				S_AXI_WSTRB [3:0]	(z f		
/addr	2			S_AXI_WVALID			
/data	3			aw_en			
ki_araddr [4:0]	xx		04	axi_araddr [4:0]	(xx) 00		χ θ4
ki_arready				axi_arready			
_awaddr [4:0]	xx 00	(04		axi_awaddr [4:0]	(xx)(00	(04	
i_awready				axi_awready			
_bresp [1:0]	X 0			axi_bresp [1:0]	(×)0		
i_bvalid				axi_bvalid			
i_rresp [1:0]	X (8			axi_rdata [31:0]	(xx) 00000000		
i_rvalid				axi_rresp [1:0]	(x)(0		
i_wready				axi_rvalid			
/te_index [31:0]	UNDEF (4			axi_wready			
/_reg0 [31:0]	xx			btn_in [3:0]	Z		
_reg1 [31:0]	××) 00000000	X 00000006		byte_index [31:0]	UNDEF	χ4	
/ reg2 [31:0]	xx) 888899999			command [63:0]	(xx) 8866668886668888	X 000000060000066	
/_reg3 [31:0]	××) 00000000			command_out [63:0]	(xx) 00000000000000	X 00000006000006	
/ reg4 [31:0]	××) 86660008			reg_data_out [31:0]	(00000000		X 00000006
v reg5 [31:0]	××) 00000000			slv_reg0 [31:0]	(xx) 888808988		
v reg6 [31:0]	××) 0000 0000			slv_reg1 [31:0]	(xx) 888800008	00000006	
v reg7 [31:0]	xx) 0000 0000			slv_reg2 [31:0]	(xx) 88880998		
ate read [1:0]	× (0) 2		X3	slv reg3 [31:0]	(xx) 888800008		
ate write [1:0]	Contor to the de the 2000 4				(xx) 88660088		1
Marker	Septernoer 10, 2024		6.59		(xx.,) 00000000		4
Marker		311379 ps		slv reg6 [31:0]	(xx) 00000000		
200000 ps 250000	ps 300000 1 350000 ps 400000 ps 450000	0 ps 500000 ps 550 <u>000 ps</u>	600000 ps 650000 ps 700000 ps 75	0000 p 0 ps 200000 ps 250000 ps	300000 ps 350000 ps 400000 ps 450	000 ps 500000 ps 550000 ps 600	000 ps 650000 ps 700000 <u>ps</u> 750
n build/mvip.fst			Undo: Set marker to 31	1379 n/sim build/mvip.fst			Undo: Add 53 varia

Less Not-working (2023.2)





- The "IP wizard" does fail to create all the appropriate read logic by default, but for registers it does, things work
- And you can add in the logic to read the "forgotten" registers (>4) and things still work



- Hard Crash/Timeout when a Write is made to the AXI MMIO created
- My guess is it is related to the response channel logic
- An AXI write interface will have three channels:
 - Write Address ("AW") (address to write data to)
 - Write Data ("W") (data to write)
 - Response Data ("B") A response

Generalized Transaction

 All Channel Interactions follow same high-level structure

Table A3-1	Transaction	channel	handshake	pairs
------------	-------------	---------	-----------	-------

Transaction channel	Handshake pair		
Write address channel	AWVALID, AWREADY		
Write data channel	WVALID, WREADY		
Write response channel	BVALID, BREADY		
Read address channel	ARVALID, ARREADY		
Read data channel	RVALID, RREADY		

Sending One "beat" of data (one clock-cycle of data)



Generalized Transaction

 All Channel Interactions follow same high-level structure

Table A3-1	Transaction	channel	handshake	pairs
------------	-------------	---------	-----------	-------

Transaction channel	Handshake pair
Write address channel	AWVALID, AWREADY
Write data channel	WVALID, WREADY
Write response channel	BVALID, BREADY
Read address channel	ARVALID, ARREADY
Read data channel	RVALID, RREADY

Sending One "beat" of data (one clock-cycle of data)



Generalized Transaction

 All Channel Interactions follow same high-level structure

Transaction channel	Handshake pair	
Write address channel	AWVALID, AWREADY	
Write data channel	WVALID, WREADY	
Write response channel	BVALID, BREADY	
Read address channel	ARVALID, ARREADY	
Read data channel	RVALID, RREADY	

Sending One "beat" of data (one clock-cycle of data)



Other Things to Keep in Mind

- the VALID signal of the AXI interface sending information must not be dependent on the READY signal of the AXI interface receiving that information
- an AXI interface that is receiving information can wait until it detects a VALID signal before it asserts its corresponding READY signal.
- Fail to Follow these rules and could have devices wait infinitely.
 - Like when two people keep going "no, after you at a door"

Update: I think this is one issue:

• AXI_AWADDR getting used when AXI_AWREADY and AXI_AWVALID are both not asserted.

		$D \subset$	
S_AXI_ACLK	1		
S_AXI_ARESETN	1		
S_AXI_AWADDR [4:0]	04	zz 00	04 00
S_AXI_AWREADY	0		
S_AXI_AWVALID	1		
S_AXI_WDATA [31:0]	00000007	zzzzz 00000005	00 00000009
S_AXI_WVALID	1		
S_AXI_WREADY	1		
S_AXI_BREADY	1		
S_AXI_BRESP [1:0]	0	0	
S_AXI_BVALID	0		
0: <i>Marker</i>	Δ: 9229 ps		110000 ps
1: <i>Marker</i>	Δ: 29229 ps		130000 ps
slv_reg0 [31:0]	00000000	0000000	X 0000009
slv_reg1 [31:0]	0000000	0000000	00000007
September 16, 2024		6.S965 Fall 202	4 11

Line Letting Un-hand-shaken data through:

• Early in module there is this:

if (S_AXI_AWVALID && S_AXI_AWREADY)begin axi_awaddr <= S_AXI_AWADDR;</pre>

Elsewhere the write logic had this

//suck: case ((S AXI AWVALID) ? S_AXI_AWADDR[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] : axi awaddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB])

Change to this:

//seems better: case ((S AXI AWREADY && S AXI AWVALID) ? S AXI AWADDR[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB] : axi awaddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB]) September 16, 2024 6.S965 Fall 2024

Update: I think this is part of issue...

- There's a line that uses the raw address based only on AXI_AWVALID
- Change it

		r < c		
S_AXI_ACLK	1			٦
S_AXI_ARESETN	1			
S_AXI_AWADDR [4:0]	00	zz 00	04 \ 00	04
S_AXI_AWREADY	0			
S_AXI_AWVALID	1			
S_AXI_WDATA [31:0]	00000005	zzzzz 00000005	00, 00000009	00
S_AXI_WVALID	0			
S_AXI_WREADY	1			
S_AXI_BREADY	1			
S_AXI_BRESP [1:0]	0	0		
S_AXI_BVALID	0			
0: Marker	Δ: 9229 ps		110000 ps	
1: Marker	Δ: 29229 ps		130000 ps	
slv_reg0 [31:0]	00000000	0000000	000	
slv_reg1 [31:0]	00000000	0000000		
September 16,	2024		6.S965 Fall 2024 13	

Still Not Exactly Sure

- So haven't tested it. But that is at least one "hole" in the spec that the other, older module does not fall prey to.
- Anyways, I'll keep looking. This might form part of week 3's assignment
- This is part of a larger issue. A lot of Xilinx stuff and many vendors is "AXI-ish"...fails on some edge cases. This can get very frustrating when using encrypted IP
- Also I'm not the first to talk about this

AXI Culture

 This Gisselquist guy is anywhere anybody mentions AXI on the internet

2: zipcpu.com/blog/2021/05/22/vhdlaxil.html Gisselquist Technology, LLC Main/Blog Fixing Xilinx's Broken AXI-lite Design in About Us FPGA Hel VHD Tutorial اد ZipCPU OP • 5y ago I think you have some basic misconception of what AXI actually is. I'm willing to believe I have such a basic misconception. This is why I'm writing and asking for enlightenment. Thank you for taking the time to help me understand this here. It's a high performance protocol. This may be where I need the most enlightenment. To me, a "high performance protocol" is one that allows one beat of information to be communicated on every clock. Many if not most of the AXI implementations I've seen don't actually hit this target simply because all of the extra logic required to implement the bus slows it down. There's also something to be said for low-latency, but in general my biggest criticisms are of lost throughput. You can take advantage of slave features like command reordering with DDR. White mave filed bug reports in 2017 and 2018 on Alling's forums regarding these broken demonstration designs, Xilinx has yet to fix their designs as of Vivado 2020.2. [1], [2] Indeed, at this point, it's not clear if Xilinx will ever fix their demonstration designs. Perhaps I shouldn't complain-their ans simply make the services I offer and sell that much more valuable. Posted January 8, 2020 @HasanWAVE Might it be because your Zyng design only supports AXI3 and not AXI4? The maximum AXI3 burst length is only 16 beats. Which board are you using? Also, this really belongs in the FPGA/embedded forum, not the microcontroller forum. 6.S965 Fall 2024 15 Dan

The most common AXI mistake

Apr 16, 2019

D@n



Members

🗩 2.3k 🛛 🛇 32

September 16, 2024

and found multiple errors within their core.

Some time ago, I posted a set of formal properties which could

slave or master. I then applied these properties to the AXI-lite sla

Signal Processing on the FPGA

6.S965 RFSoC

- UltraScale+ ZU48DR:
 - 38 Mb of BRAM
 - +22Mb of UltraRAM
 - 4272 DSP slices
 - 930,000 Logic Cells
 - Four 5-Gsps 14 bit ADCs
 - Two 10-Gsps 14 bit DACs
 - Four 1.3 GHz ARM 53 processors
 - Two Real-time 533 MHz ARM processors



 Board has 4GB of DDR4 for FPGA portion ("PL") and 4 GB of DDR4 for processors ("PS")

https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-ultrascale-plus-rfsoc.html#tabs-b3ecea84f1-item-e96607e53b-tab

A Digital System in an Analog World

• Many physical phenomena (sound, light, physics in general) are best-described as continuous entities



Visualizing Sampling

September 16, 2024

Continuous in Value and in Time



Discretization in Time



Discretization in Time and **Quantization** in Value



4 bit value encoding

Discretization in Time and **Quantization** in Value



4 bit value encoding

September 16, 2024

Store in memory

- v[n] = [9,11,5,7,11,11,10,8,5,4,]
- 10 4-bit values: need 40 bits to represent!
- Good stuff. That's not a lot!

Reconstruction of Signal



4 bit value encoding

Reconstruction (with first-order hold interpolation)



4 bit value encoding

Compare to original... not bad



4 bit value encoding

Errors

- **Discretization Error:** How "off" our readings are in time due to sampling at discrete intervals
- Quantization Error: How "off" our readings are in reproduced value...if our bin size is 50mV and our signal varies only by 20mV this is going to cause problems

Continuous in Value and in Time



Discretization in Time and **Quantization** in Value



4 bit value encoding

Discretization in Time and **Quantization** in Value



4 bit value encoding

Reproduce



4 bit value encoding

Reproduce



4 bit value encoding

Compare to original... Did not Capture the high-frequency Wiggles!



v[n] = [9,11,5,7,5,12,10,7,5,4,]

Potentially Bad Discretization Error

September 16, 2024

Continuous in Value and in Time



t

Discretization in Time and **Quantization** in Value



t

4 bit value encoding
Discretization in Time and **Quantization** in Value



v[n] = [9,9,9,9,9,9,9,9,9]

4 bit value encoding

September 16, 2024

Store in memory

- v[n] = [9,9,9,9,9,9,9,9,9,9]
- 10 4-bit values: need 40 bits in memory!
- Great. All is good.

Reproduce



v[n] = [9,9,9,9,9,9,9,9,9]

4 bit value encoding

Reproduce



v[n] = [9,9,9,9,9,9,9,9,9]

4 bit value encoding

September 16, 2024

Compare... to original also meh



Conclusions

- Care must be taken when choosing what rate you sample (discretize) your signal and at what bit-depth you quantize your sample
- There's no right answer, since it depends on context/use cases.
- Ideally want to sample at high rate and quantize with many bits...
- But taken to the extreme this uses a lot of resources (lots of memory and resources/lots of bits) so downward pressure on choices

Is that all there is to it?

- No, it is wayyy more complicated
- Let's just consider sample rate for right now (we'll revisit quantization later)

Sample Rate

- How frequently we sample our signal directly influences what we can effectively capture.
- A sample rate of f_s is only capable of expressing signals with frequencies less than $\frac{f_s}{2}$



Let's consider this situation though....



Let's digitize it...at this sample rate we shouldn't be able to capture it



4 bit value encoding

Discretization in Time and **Quantization** in Value



4 bit value encoding

Store in memory

- v[n] = [9,11,5,7,5,12,10,7,5,4,]
- 10 4-bit values: need 40 bits in memory!
- Easy-peasy one-two-threesy

Reconstruct



4 bit value encoding

Reproduce



4 bit value encoding

Compare to original... Did not Capture the high-frequency Wiggles!



Great....but we still captured something! What <u>is</u> that signal expressed by the red interpolation?

September 16, 2024

Consider this...



Sample it...



Store it...



Reconstruct it...



We've created a a different signal from what was before! WTH?

Or Consider this... if we start with this data...



And we Reconstruct the signal...is this ok?



First-order hold (connect-the dots)

If it came from this, ok... but...



It could have also come from this...Uh oh



First-order hold (connect-the dots)

Which one Made the Signal



There's ambiguity in what those samples could represent...that means it really doesn't convey much, if any, information

Aliasing

- While we can't fully capture and reproduce signals with a frequency higher than the Nyquist sampling rate, it doesn't mean they **won't** have an impact!
- Energy from that high frequency will leak into the frame...a form of "spectral leakage"
- A sample rate of f_s can fully capture all information in a signal if and only if, the highest frequency in that signal is at or below $\frac{f_s}{2}$!
- If you don't do this, aliasing will appear (higher frequencies appear as a different signal (an "alias")) that can be expressed with the sample rate

Aliasing Can Happen in Space too

- Just like there are temporal frequencies (in time), images have spatial frequencies.
- Same issues arise!



ΑA

This font has been processed with an anti-alias filter to prevent artifacts when displayed

Anti-alias Filtered

Not Anti-alias Filtered

https://en.wikipedia.org/wiki/Aliasing

Solution

- The **ONLY** way to guarantee that a set of discrete points can unambiguously represent a signal is to guarantee that prior to sampling, we remove **all energy** that it exists in frequencies higher than the Nyquist Sampling Rate
- To do this we need a Low-Pass Filter!



Low Pass Filter

 Prior to Sampling, we must be sure that our signal has no significant energy above our Nyquist Rate



Audio Sampling

 Since we're down-sampling by a factor of 8, to avoid aliasing (makes the recording sound "scratchy/metallic") we need to pass the incoming samples through a lowpass antialiasing filter to remove audio signal above 3kHz (Nyquist frequency of a 6kHz sample rate).



How Do You Actually Make a Filter?

- Several types of filters. Two big ones:
 - IIR: Infinite Impulse Response:
 - Uses past output history for filtering
 - FIR: Finite Impulse Response:
 - Uses input history for filtering
 - CIC: Cascaded Integrator Comb:
 - Special case of FIR mixed with down-samplers/decimators

Filters

- **Stateful** systems that analyze history signals to select for particular signal attributes:
 - Low-pass Filter: Lets through low-frequency signals
 - High-pass Filter: Lets through high-frequency signals
 - **Band-pass Filter:** Lets through selective group of frequencies
 - Band-stop Filter: Blocks selective group of frequencies
 - Matched-Filter: Values come from time-series of feature of interest being convolved with signal

Infinite Impulse Response Filter (IIR)

$y[n] = \alpha \cdot y[n-1] + \beta \cdot x[n]$

- The current output (y[n]) of the filter is based on the weighted sum of the previous output (y[n-1])of the filter + the value of the input $(x[n))^*$
- Sometimes called a recursive filter: "y is based off of y is based off of y..."
- Information enters the system through x but its influence on the output is dependent on the values of α and β

Infinite Impulse Response (Modified) $y[n] = \alpha \cdot y[n-1] + (1-\alpha) \cdot x[n]$ $0 \le \alpha \le 1$

- Fix the relationship of the new input and old output to one variable α :
 - As $\alpha \to 1$ input has less weight (takes time for it to affect output...blocks more high frequency events)
 - As $\alpha \to 0$ input has more weight (output quickly follows input...allows through more high frequency events (and everything actually)



September 16, 2024

Infinite Impulse Response (Modified) $y[n] = \alpha \cdot y[n-1] + (1-\alpha) \cdot x[n]$ $0 \le \alpha \le 1$



Infinite Impulse Response (Modified) $y[n] = \alpha \cdot y[n-1] + (1-\alpha) \cdot x[n] \quad 0 \le \alpha \le 1$


IIR

- Computationally lightweight
- No very flexible, often poor performance since not a lot of parameters to adjust.

Finite Impulse Response

- Have the output be based off of a sliding window of the past history of the input.
- Literally just convolution basically

$$y[n] = b_0 \cdot x[n] + b_1 \cdot x[n-1] + b_2 \cdot x[n-2]$$

• Very powerful!! Huge flexibility in choosing those coefficients and can get a ton of behaviors!



FIR Filters

- Extremely flexible
- Often times many, many "taps" long (N in 1000s is not uncommon)

$$y[n] = \sum_{k=0}^{N-1} b_k \cdot x[n-k]$$

• The values you pick for these taps are arrived at using a number of DSP-oriented algorithms (beyond scope of course...but in 6.341, etc)

FIR Filters

$$y[n] = \sum_{k=0}^{N-1} b_k \cdot x[n-k]$$

- Some online tools, Matlab, Python, Vivado all have tools that allow you to:
 - specify how you want your filter to look
 - Provide you the coefficients needed to generate that filter
- The *b* coefficients are generally provided as real numbers between 0 and 1. But since we don't want to do floating point arithmetic, we usually scale them by some power of two and then round to integers.
 - Since coefficients are scaled by 2^M, we'll have to re-scale the answer by dividing by 2^M. But this is easy – just get rid of the bottom M bits!
- More taps generally means you can get better response:
 - Closer to ideal filter!

FIR Filters

- They implement convolution, so can be much more than just "filters"
- You can use them to:
 - Remove complicated features to signals
 - Add complicated features to signals
 - Making an FIR filter "dynamic" can lead to systems that dynamically tune themselves.
 - Make a "matched filter" to look for features.
- Very much a work-horse type module.

FIR Filter (Iterative Design) $y[n] = \sum_{k=0}^{N-1} b_k \cdot x[n-k]$

- For audio and mid-frequency phenomena, usually plenty of clock cycles exist between each audio cycle anyways (you have 2000 clock cycles of 100 MHz between each audio sample of 48 ksps audio!)
- Just make a low-resource state-machine-based module.
- After every sample, do each multiply-accumulate for each tap. As long as you have enough cycles, you can do thousands of taps. Can even break up into more

Circular Buffer/Pointer in Action



6.S965 RFSoC

- UltraScale+ ZU48DR:
 - 38 Mb of BRAM
 - +22Mb of UltraRAM
 - 4272 DSP slices
 - 930,000 Logic Cells
 - Four 5-Gsps 14 bit ADCs
 - Two 10-Gsps 14 bit DACs
 - Four 1.3 GHz ARM 53 processors
 - Two Real-time 533 MHz ARM processors



 Board has 4GB of DDR4 for FPGA portion ("PL") and 4 GB of DDR4 for processors ("PS")

https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-ultrascale-plus-rfsoc.html#tabs-b3ecea84f1-item-e96607e53b-tab

How Much Data is That?

- The max the FPGA fabric can run is like 700 MHz or so.
- If ADCs run at 5 Gsps how many clock cycles

Finite Impulse Response





Finite Impulse Response (Modified)

$$y[n] = \sum_{k=0}^{N-1} b_k \cdot x[n-k]$$



Much nicer critical path (worst propagation delay)





Adding values that are N+M bits repeatedly grows the number of bits needed to not lose precision...will grow at between 1 bit per N and 1 bit per $\log_2(N)$! But this can grow large so there's ways to handle it

https://zipcpu.com/dsp/2017/07/21/bit-growth.html

Most FIR Filters (not all) are symmetric too.

• Depending on situation can double-up and feed back delayed signal



Figure 4.23: Example of a symmetric 11-weight FIR filter.

DSP Blocks?

- These IIR and especially FIR filters sure do have a lot of multiply-then-add operations going on...
- Remember those DSP blocks? That's why they're designed the way they are

DSP Blocks

- Mult-then-add is a common operation chain in many things, particularly Digital Signal Processing
- FPGA has dedicated hardware modules called DSP48 blocks on it
 - 150 of them on Urbana FPGA board
 - Capable of single-cycle multiplies
- Can get inferred from using * in your Verilog that isn't a power of 2:
 - x*y, for example, will likely will result in DSP getting used
 - May take a full clock cycle so would need to budget tiing accordingly

DSP48 Slice (High Level)



Figure 1-1: Basic DSP48E1 Slice Functionality

https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf

DSP48E2 (Ultrascale +)



Figure 1-1: Basic DSP48E2 Functionality

DSP Blocks

DSP48 Macro (3.0)

nbol Instruction summary	Component Name	Component Name xbip_dsp48_macro_0									
Show disabled ports	Instructions Pipeline Options Implementation										
	Pipeline Option	s Automati	~ ~								
	Custom Pipeline options										
CLK A[17:0] B[17:0] P[47:0] C[47:0] D[17:0]	Tier:	1			2	3	4		5	6	
	D			→	•	→ 🔽	\sim				
	А			→			(+) 🗸 🔽				
	В			→	•	→ 🗹 –		(x)	_ ☑		
	CONCAT								→ 🔲	(+)	
	С			→		→ 🗹 –			→ 🗹	** `*	
	CARRYIN			→	•	→ 🗌 –			→ 🔲		
	SEL			→		→			→ 🔲		
	KEY:	Fab DS	ric regist P registe	er r							
	Control ports										
		Global	D	A	В	CONCAT	С	М	P	SEL/CARRYIN	
	CE										
	SCLR										

4

FIR Wizard

 FIRs are so common, Vivado actually has some IP infrastructure to aid in designing them FIR

- Can tune how pipelined vs. Iterative/FSM you want your FIR!
- Or use Python/numpy to determine coefficients

Compiler (7.2)							
cumentation	🖹 IP Location 🛛 C Switch to Defaults							
Symbol F	eq. Response Implementation Details Cc4 > =	Component Name fir_compiler_	0					
,		Filter Options Channel St	pecification Implementation	Detailed Implementation	nterface Summary			
	Freq. Response	Coefficient Options						
— Integ	er Frequency Rosponse (Magnitude)	Coefficient Type	Signed	,				
		Quantization	Integer Coefficients	•				
50.0		Coefficient Width	16	0 18 - 491				
40.0		Rest Precision Fraction	Length					
30.0		C best riecision riaction	Length					
뜅 20.0		Coefficient Fractional Bits	0	[0 - 0]				
₽ 10.0·		Coefficient Structure	Inferred	·				
iug 0.0		Data Path Options						
-10.0		Input Data Type	Signed ~					
-20.0		Input Data Width	16 6	2 - 47]				
-30.0		Input Data Fractional Bits	0 6	0 - 16]				
-40.0		Output Rounding Mode	Full Precision 🗸					
0	0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 Normalized Frequency (x PI rad/sample)	Output Width	24	[1 - 24]				
		Output Fractional Bits : 0						
et to Display	1 0 [1 - 1]							
lter Analysi	5							
Pass Band								
Range : C	.0							
	Min 18.061800 dB Max 43.525674 dB							
	Ripple 25.463874 dB 🗸							
	Documentation IP Location C Switch to Defaults IP Symbol Freq. Response Implementation I Resource Estimates	Details Cc 4 → Ξ Co	mponent Name [fir_compiler_0 Iter Options Channel Spec	ification Implementation	n Detailed Implementatic			
	DSP slice count: 1		starle and Chappel Specifics	tion				
	BRAM count: 0		nterieaved channel Specifica					
			Channel Sequence Basic	~				
	Information		Number of Channels 1 (1 - 1024)					
	Calculated Coefficients: 21		Select Sequence All	~				
	Coefficient front padding: 0		Sequence ID List P4-0,P4-1,I	P4-2,P4-3,P4-4				
	Processing cycles per output: 11							
	AXI4 Stream Port Structure	1	Parallel Channel Specification	1				
	S AXIS DATA - TDATA		Number of Paths 1	© [1 - 16]				
	Transaction Field Type			10 11				
	0 REAL(15:0) fix16_0		Select Format	Frequency Specification	~			
	M_AXIS_DATA - TDATA		Sample Period (Clock Ovcles)	1	(1.01.0E7)			
	Transaction Field Type		Janut Constine Freework (M	L 0.001				
	0 REAL(23:0) fix24_0		Input Sampling Frequency (M	HZ) 0.001	[I.UE-6 - 161280.0]			
			Clock Frequency (MHz)	300.0	[4.0E-6 - 630.0]			
	Interleaved Channel Sequences							
			Clock cycles per input:		300000			
			CIOCK CYCles per output: Number of parallel inputs		300000			
			Number of parallel outputs		1			

Project Idea (Smart Meter Listening)

- <u>https://www.dailydot.com/debug/hacker-smart-</u> <u>meter-texas-snowstorm/</u>
- <u>https://www.ncbi.nlm.nih.gov/pmc/articles/PMC</u>
 <u>7412105/</u>

RAMBO

- <u>https://arxiv.org/abs/2409.02292</u>
- <u>https://thehackernews.com/2024/09/new-</u> <u>rambo-attack-uses-ram-radio-signals.html</u>