6.S965 Digital Systems Laboratory II

Lecture 2: Verilog, Simulation, and Cocotb

Administrative

- Week 1's material is out. Some students actually already go through it, which means it is doable, albeit poorly written.
- Lab stations 19 through 30 have user accounts, Pynq boards set up for you.
- Reach out for help on Piazza
- I've thrown some office hours in the calendar for the week too.

How Does Verilog Actually Work?

- We spent all of 6.205 using Verilog and SystemVerilog to write things, but we never really spent any time thinking about how it actually simulates
- If we're going to spend a lot of time learning how to thinking about simulation at least quasiformally we should at least.

Let's look at a relatively simple chunk of code `timescale 1ns/1ps

- Here's some simple SystemVerilog:
- It has a variety of things being done here

```
logic clk;
   logic [1:0] a,b,c,d,e;
   assign a = b + c;
   always_comb begin
      b = c + d;
   end
   always_comb begin
      d=e+2;
   end
   always_ff @(posedge clk)begin
      c <= e+2;
   end
6.S965 Fall 2024
```

Compile and Run

• Previously in 6.111/6.205 if we wanted to compile our design with something like icarusVerilog we'd do:

iverilog -g2012 -o example.out example_tb.sv example.sv

• This would then produce a file we would run with vvp (Verilog Virtual Processor) like so:

vvp example.out

• Simulation runs...prints, waveforms generated, etc...

The Fundamental Problem

- When we design hardware we're designing systems that work "in parallel" or "at the same time"
- But when we simulate we can't actually do that. Simulation is really just a program that runs one instruction after the other.
- As a result we need to fake the "at-the-sametime" thing.

The Fundamental Problem II

- What happens if two things are supposed to happen at the same time?
- Which one will get simulated first will be nondeterministic
- That may or may not matter depending on the design.

Verilog Simulation

- A standard Verilog engine runs through a series of time slots.
- Within each time slot are regions in which different evaluations and updates are made



- The size of the simulation timeslot will be based off the timescale specified. For example:
 - `timescale 1ns/1ps
 - Means we have basically 1ps time step size

"Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!" Clifford E. Cummings Sunburst Design, Inc. September 9, 2024

6.S965 Fall 2024

The Verilog Simulation Time Step

- Within each time slot are regions in which different evaluations and updates are made
- They go through a specific order



"Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!" Clifford E. Cummings Sunburst Design, Inc.

September 9, 2024

6.S965 Fall 2024

Three Main Regions

- Active:
 - Blocking Assignments
 - RHS of non-blocking assignments
 - Continuous assignments
- Inactive Region:
 - "#0 Blocking Assignments" (ignore -
- Non-Blocking Region:
 - LHS updating of non-blocking assignments



https://medium.com/@vritvlsi/verilog-event-scheduler-88e5e18e4afd

Go Back Triggers

- The simulation does not go necessarily go through each stage once
- It monitors the changes to things. If a change in one region means another change should happen, different stages may be restart



*NBA = Non-blocking Assignments

Return to the code...

- Here's some simple SystemVerilog:
- It has a variety of things being done here

```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
  b = c + d;
end
always_comb begin
  d=e+2;
end
always_ff @(posedge clk)begin
  c <= e+2;
end
```

Active Region

- Fully do (in any order) non-deterministic:
 - assign a = b + c;
 - b = c + d;
 - d=e+2;
- Evaluate RHS of:
 - c <= e+2;

d updated and b updated. Because other lines use them in their RHS, the simulator will need to go back through again



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
    b = c + d;
end
always_comb begin
    d=e+2;
end
always_ff @(posedge clk)begin
    c <= e+2;
end
```

Active Region II

- Redo (in any order) non-deterministic:
 - assign $a = \underline{b} + c$;
 - b = c + d;
- Evaluate RHS of:
 - c <= e+2;

b updated. Depending on the order these lines were evaluated in, the first one might need to run again given the new value of <u>b</u>

```
Active
Inactive
NBA
```

```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
    b = c + d;
end
always_comb begin
    d=e+2;
end
always_ff @(posedge clk)begin
    c <= e+2;
end
```

Active Region III

- Redo (in any order) non-deterministic:
 - assign $a = \underline{b} + c$;
- Evaluate RHS of:
 - c <= e+2;

Shouldn't be anything left dangling



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
    b = c + d;
end
always_comb begin
    d=e+2;
end
always_ff @(posedge clk)begin
    c <= e+2;
end
```

InActive Region

- Just skip this...is a weird delayed region that people use to force order on assignments
- Kinda like !important in css if anybody does webdev



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
  b = c + d;
end
always_comb begin
  d=e+2;
end
always_ff @(posedge clk)begin
  c <= e+2;
end
```

NBA Region

• Transfer result of e+2 to c

c updated. Because c was used in the assignments of b and a, we will return back to the Active region to recalculate



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
    b = c + d;
end
always_comb begin
    d=e+2;
end
always_ff @(posedge clk)begin
    c <= e+2;
end
```

Active Region IV

- Fully do (in any order) non-deterministic:
 - assign a = b + c;
 - b = c + d;

b updated. Depending on the order these lines were evaluated in, the first one might need to run again given the new value of <u>b</u>



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
  b = c + d;
end
always_comb begin
  d=e+2;
end
always_ff @(posedge clk)begin
  c <= e+2;
end
```

Active Region V

- Redo (in any order) non-deterministic:
 - assign $a = \underline{b} + c$;
- Evaluate RHS of:
 - c <= e+2;

Shouldn't be anything left dangling



```
logic clk;
logic [1:0] a,b,c,d,e;
assign a = b + c;
always_comb begin
    b = c + d;
end
always_comb begin
    d=e+2;
end
always_ff @(posedge clk)begin
    c <= e+2;
end
```

InActive Region II

- Just skip this...is a weird delayed region that people use to force order on assignments
- Kinda like !important in css if anybody does webdev



logic clk; logic [1:0] a,b,c,d,e; assign a = b + c; always_comb begin b = c + d; end always_comb begin d=e+2; end always_ff @(posedge clk)begin c <= e+2; end

NBA Region II

• Nothing new this time through



logic clk; logic [1:0] a,b,c,d,e; assign a = b + c; always_comb begin b = c + d; end always_comb begin d=e+2; end always_ff @(posedge clk)begin c <= e+2; end

Non-Determinism

- Blocking Lines within an always block will be evaluated in order
- Blocking Lines across multiple always blocks will be analyzed in a non-deterministic fashion
- Might require iterations in stages

```
logic clk;
logic [1:0] a,b,c,d,e;
```

```
//fine:
always_comb begin
    b = c + d;
    e = 1+b;
end
```

```
//Alternative:
//annoying but will resolve
always_comb begin
    b = c + d;
end
```

```
always_comb begin
  e = 1+b;
end
```

Non-Determinism

- Very possible to have conflicting assignments across multiple blocks
- Non-deterministic which will "win"

```
logic clk;
logic [1:0] a,b,c,d,e;
```

```
//bad but will resolve:
always_comb begin
   b = c + d;
   b = 1 + e;
end
```

```
//Alternative:
//bad...non-deterministic
always_comb begin
    b = c + d;
end
```

```
always_comb begin
   b = 1 + e;
end
```

Avoid Issues?

- In Verilog, there are ways to end up in nondetermism hell when you have very complicated designs and are lazy with blocking/non-blocking
- The language requires you to follow rules in order for things to work properly.
- Good reading: "Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!" by Clifford E. Cummings Sunburst Design, Inc.

Interstingly...VHDL

 Interestingly, VHDL largely avoids the issues with non-determinism in its design largely through its use of syntax and how its simulator does updates (no need to iterate back since it forces you to specify causality even when doing combinational logic)

The Verilog Simulation Time Step

- Within each time slot are regions in which different evaluations and updates are made
- They go through a specific order and may iterate until values have "settled"



"Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!" Clifford E. Cummings Sunburst Design, Inc.

September 9, 2024

6.S965 Fall 2024

SystemVerilog to the Rescue

- Whereas Verilog has like fourish stages in a simulation step, SystemVerilog added a ton more on top
- Just like language is superset of Verilog, so is simulation engine. New:
 - Preponed
 - Observed region
 - Reactive region



www.theoctetinstitute.com

The SystemVerilog Simulation Time Step

- Just like language is a superset of Verilog
- Simulation in System



Figure 5 - SystemVerilog-2005 event regions with PLI regions omitted

"SystemVerilog Event Regions, Race Avoidance & Guidelines" Clifford E. Cummings Arturo Salz

System Verilog Simulation

- Still basic Active/Inactive/NB A region,
- But additional regions added in for more reliable simulation and control interfacing



"SystemVerilog Event Regions, Race Avoidance & Guidelines" Clifford E. Cummings Arturo Salz

System Verilog Simulation

- Active/Inactive/NBA region meant for the hardware under simulation
- Re-active/Re-inactive/Re-NBA region meant for simulation/testing code. A testbench will set inputs in the reactive region, for example
- Separating the two was an attempt at avoiding bugs that showed up when mixing simulation with synthesis Verilog



SV Time Slot Expanded Out

 17-total stages in a single time slot now



"SystemVerilog Event Regions, Race Avoidance & Guidelines" Clifford E. Cummings Arturo Salz

September 9, 2024

6.S965 Fall 2024

PLI regions?

- Sprinkled throughout are PLI regions
- These are actually regions to allow you to interface with the simulation



"SystemVerilog Event Regions, Race Avoidance & Guidelines" Clifford E. Cummings Arturo Salz September 9, 2024

6.S965 Fall 2024

Program Language Interface (PLI)

- Original set of hooks built into the Verilog spec that would allow you to read out data from the Verilog simulation engine to C program
- You could also use them to inject inputs into Verilog
- In the original Verilog standard, the PLI integration was mixed in with the simulation part which could lead to bugs.

PLI Died

- PLI is deprecated and was replaced with the **Verilog Procedural Interface** or **VPI**
- You'll still hear PLI and VPI used interchangeably, but VPI is kinda the newer term.
- VPI is sometimes called "PLI 2.0"

VPI vs. DPI

- The VPI allows a set of C functions that can be used to hook into various points in the simulation timesteps (basically at those PLI points)
- SystemVerilog has its own thing which is actually called a Direct Programming Interface (DPI)
- DPI is higher level and apparently nicer, but I have no personal experience with it.

https://www.asic-world.com/systemverilog/dpi1.html

Comparing and Contrasting...

The Verilog PLI Is Dead (maybe) Long Live The SystemVerilog DPI!

Stuart Sutherland Sutherland HDL, Inc. stuart@sutherland-hdl.com

ABSTRACT

In old England, when one monarch died a successor immediately took the throne. Hence the chant, "The king is dead—long live the king!". The Verilog Programming Language Interface (PLI) appears to be undergoing a similar succession, with the advent of the new SystemVerilog Direct Programming Interface (DPI). Is the old Verilog PLI dead, and the SystemVerilog DPI the new king? This paper addresses the question of whether engineers should continue to use the Verilog PLI, or switch to the new SystemVerilog DPI. The paper will show that the DPI can simplify interfacing to the C language, and has capabilities that are not possible with the PLI. However, the Verilog PLI also has unique capabilities that cannot be done using the DPI.

- It is complicated.
- I've also seen VPI backronymed to Verification Peripheral Interface (Verilator)
- The big thing I want to point out here is most Verilog simulation engines (and VHDL too) have hooks into them that can allow C or other languages to interface with them.

The Point of PLI/VPI/DPI

- All of these simulation entry points were created to provide ways to automate simulation.
- But also they found use in allowing you to interface non-HDL models of very complicated things:
 - Memory
 - CPU's
 - Other bit-accurate models
- Key component of the developing Verification field

Builiding Up

 About ten years ago, some folks started to wrap up the VPI C material with Python and that ended up evolving into what Cocotb is today

CoCoTb

Python for Simulation

Two Big Parts to Cocotb

- It takes advantage of the Verilog Procedural Interface
 - A built-in interface to the simulator's runtime environment that allows manipulation within the environment by outside forces
- Takes advantage of Python's asynchronous programming capabilities to spawn many parallel running processes.
 - Very nice...can spawn off lots of tasks to take care of different jobs and not worry about having to task switch between tracking them.

Verilog Procedural Interface (VPI)

• Previously in 6.111/6.205 if we wanted to compile our design with something like icarusVerilog we'd do:

iverilog -g2012 -o example.out example_tb.sv example.sv

• This would then produce a file we would run with vvp (Verilog Virtual Processor) like so:

vvp example.out

• The VPI is part of the VVP

Does Vivado Support VPI?

- No
- Vivado does support "DPI" though

• So that means Cocotb does not work with Vivado (only iVerilog and Verilator)

https://docs.amd.com/r/en-US/ug900-vivado-logic-simulation/Direct-Programming-Interface-DPI-in-Vivado-Simulator

However...An attempt to link Cocotb to

- There's an open project on github of someone trying to connect Cocotb to Vivado's DPI:*:
 - <u>https://github.com/themperek/cocotb-vivado/tree/main</u>
- This would certainly be nice because it would let us simulate and work with locked IP within Vivado.
- If somebody wants to make this their final project that'd be sweet.

What can you do through the VPI that Cocotb builds upon?

- Basically anything you want.
- It gives you full access to all signals within the simulated environment
- It also has built a lot of utility logic that will "watch for events"

Documentation is Pretty Good...



Search docs

Quickstart Guide

TUTORIALS

More Examples

HOW-TO GUIDES

Writing Testbenches Building HDL and Running Tests Coroutines and Tasks Triggers Extending existing build flows Rotating Log Files

KEY TOPICS

Installing the Development Version Troubleshooting

REFERENCE

Build options and Environment Variables

Python Code Library Reference

ℰ / Welcome to cocotb's documentation!	C Edit on GitHub	
Welcome to cocotb's documentation!		
What is cocotb?		
cocotb is a COroutine based COsimulation TestBench environment for veri SystemVerilog RTL using Python.	fying VHDL and	
cocotb is completely free, open source (under the BSD License) and host	ed on GitHub.	
cocotb requires a simulator to simulate the HDL design and has been use simulators on Linux, Windows and macOS. Please check the Simulator Su	ed with a variety of upport page for specifics.	
A (possibly older) version of cocotb can be used live in a web browser on	EDA Playground.	
How is cocotb different?		
cocotb encourages the same philosophy of design re-use and randomized is implemented in Python.	d testing as UVM, however	
With cocotb, VHDL or SystemVerilog are normally only used for the desig	gn itself, not the testbench	
cocotb has built-in support for integrating with continuous integration sy GitLab, etc. through standardized, machine-readable test reporting forma	rstems, such as Jenkins, ats.	
cocotb was specifically designed to lower the overhead of creating a test		
cocotb automatically discovers tests so that no additional step is required regression.	d to add a test to a	

There's decent reference cards, etc...

Reference Card

coro: a coroutine; *task*: a running coroutine

Assign	<pre>dut.mysignal.value = 0xFF00</pre>
Assign immediately	<pre>dut.mysignal.setimmediatevalue(0xFF00)</pre>
Assign metavalue	<pre>dut.mysignal.value = Logic("X") dut.mysignal.value = LogicArray("01XZ") dut.mysignal.value = BinaryValue("X") (deprecated)</pre>
Read	<pre>val = dut.mysignal.value (mysig = dut.mysignal creates an alias/reference)</pre>
Bit slice	<pre>mybit = dut.myarray[0].value mybits = dut.mysignal.value[0]</pre>
Convert	<pre>val = dut.mysignal.value.integer val = dut.mysignal.value.binstr</pre>
Vector length	<pre>num_bits = len(dut.mysignal)</pre>
Check	<pre>assert dut.mysignal.value == exp, "Not as expected!"</pre>
Logging	<pre>dutlog.info("Value is", dut.mysignal.value)</pre>
Waitimo	
Generate clock	<pre>clk = await cocotb.start(Clock(dut.clk, 12, "ns").start())</pre>
	<pre>await cocotb.triggers.RisingEdge(dut.mysignal)</pre>

https://docs.cocotb.org/en/stable/refcard.html

Demo/Live-Code

• Let's investigate the simple counter from Week 1's Lab.